Battery Cell Controller SW Driver for MC33771C and MC33772C v2.2 (Lite version)

Thu Dec 17 2020

Table of Contents

Module Index 2
Data Structure Index 3
File Index 4
Module Documentation 5
  Enum_group 5
  Struct_group 14
  Function_group 14
Data Structure Documentation 34
  bcc_cc_data_t 34
  bcc_drv_config_t 35
  bcc_drv_data_t 37
File Documentation 38
  bcc/bcc.c 38
  bcc/bcc.h 43
  bcc/bcc_communication.c 50
  bcc/bcc_communication.h 52
  bcc/bcc_utils.h 53
  bcc/MC33771C.h 59
  bcc/MC33772C.h 130
Index 185

Module Index

Modules

Here is a list of all modules:

Enum_group 5
Struct_group 14
Function_group 14

Data Structure Index

Data Structures

Here are the data structures with brief descriptions:

bcc_cc_data_t (Coulomb counter data) 34
bcc_drv_config_t (Driver configuration) 35
bcc_drv_data_t (Driver internal data) 37

File Index

File List

Here is a list of all documented files with brief descriptions:

bcc/bcc.c 38
bcc/bcc.h 43
bcc/bcc_communication.c 50
bcc/bcc_communication.h 52
bcc/bcc_utils.h 53
bcc/MC33771C.h 59
bcc/MC33772C.h 130

Module Documentation

Enum_group

Enumerations

- enum **bcc_status_t** { **BCC_STATUS_SUCCESS** = 0U, **BCC_STATUS_PARAM_RANGE** = 1U, **BCC_STATUS_SPI_FAIL** = 2U, **BCC_STATUS_COM_TIMEOUT** = 3U, **BCC_STATUS_COM_ECHO** = 4U, **BCC_STATUS_COM_CRC** = 5U, **BCC_STATUS_COM_MSG_CNT** = 6U, **BCC_STATUS_COM_NULL** = 7U, **BCC_STATUS_DIAG_FAIL** = 8U, **BCC_STATUS_EEPROM_ERROR** = 9U, **BCC_STATUS_EEPROM_PRESENT** = 10U, **BCC_STATUS_DATA_RDY** = 11U, **BCC_STATUS_TIMEOUT_START** = 12U }
- *Error codes.* enum **bcc_cid_t** { **BCC_CID_UNASSIG** = 0U, **BCC_CID_DEV1** = 1U, **BCC_CID_DEV2** = 2U, **BCC_CID_DEV3** = 3U, **BCC_CID_DEV4** = 4U, **BCC_CID_DEV5** = 5U, **BCC_CID_DEV6** = 6U, **BCC_CID_DEV7** = 7U, **BCC_CID_DEV8** = 8U, **BCC_CID_DEV9** = 9U, **BCC_CID_DEV10** = 10U, **BCC_CID_DEV11** = 11U, **BCC_CID_DEV12** = 12U, **BCC_CID_DEV13** = 13U, **BCC_CID_DEV14** = 14U, **BCC_CID_DEV15** = 15U, **BCC_CID_DEV16** = 16U, **BCC_CID_DEV17** = 17U, **BCC_CID_DEV18** = 18U, **BCC_CID_DEV19** = 19U, **BCC_CID_DEV20** = 20U, **BCC_CID_DEV21** = 21U, **BCC_CID_DEV22** = 22U, **BCC_CID_DEV23** = 23U, **BCC_CID_DEV24** = 24U, **BCC_CID_DEV25** = 25U, **BCC_CID_DEV26** = 26U, **BCC_CID_DEV27** = 27U, **BCC_CID_DEV28** = 28U, **BCC_CID_DEV29** = 29U, **BCC_CID_DEV30** = 30U, **BCC_CID_DEV31** = 31U, **BCC_CID_DEV32** = 32U, **BCC_CID_DEV33** = 33U, **BCC_CID_DEV34** = 34U, **BCC_CID_DEV35** = 35U, **BCC_CID_DEV36** = 36U, **BCC_CID_DEV37** = 37U, **BCC_CID_DEV38** = 38U, **BCC_CID_DEV39** = 39U, **BCC_CID_DEV40** = 40U, **BCC_CID_DEV41** = 41U, **BCC_CID_DEV42** = 42U, **BCC_CID_DEV43** = 43U, **BCC_CID_DEV44** = 44U, **BCC_CID_DEV45** = 45U, **BCC_CID_DEV46** = 46U, **BCC_CID_DEV47** = 47U, **BCC_CID_DEV48** = 48U, **BCC_CID_DEV49** = 49U, **BCC_CID_DEV50** = 50U, **BCC_CID_DEV51** = 51U, **BCC_CID_DEV52** = 52U, **BCC_CID_DEV53** = 53U, **BCC_CID_DEV54** = 54U, **BCC_CID_DEV55** = 55U, **BCC_CID_DEV56** = 56U, **BCC_CID_DEV57** = 57U, **BCC_CID_DEV58** = 58U, **BCC_CID_DEV59** = 59U, **BCC_CID_DEV60** = 60U, **BCC_CID_DEV61** = 61U, **BCC_CID_DEV62** = 62U, **BCC_CID_DEV63** = 63U }
- *Cluster Identification Address.* enum **bcc_mode_t** { **BCC_MODE_SPI** = 0U, **BCC_MODE_TPL** = 1U }
- *BCC communication mode.* enum **bcc_device_t** { **BCC_DEVICE_MC33771C** = 0U, **BCC_DEVICE_MC33772C** = 1U }
- *BCC device.* enum **bcc_measurements_t** { **BCC_MSR_CC_NB_SAMPLES** = 0U, **BCC_MSR_COULOMB_CNT1** = 1U, **BCC_MSR_COULOMB_CNT2** = 2U, **BCC_MSR_ISENSE1** = 3U, **BCC_MSR_ISENSE2** = 4U, **BCC_MSR_STACK_VOLT** = 5U, **BCC_MSR_CELL_VOLT14** = 6U, **BCC_MSR_CELL_VOLT13** = 7U, **BCC_MSR_CELL_VOLT12** = 8U, **BCC_MSR_CELL_VOLT11** = 9U, **BCC_MSR_CELL_VOLT10** = 10U, **BCC_MSR_CELL_VOLT9** = 11U, **BCC_MSR_CELL_VOLT8** = 12U, **BCC_MSR_CELL_VOLT7** = 13U, **BCC_MSR_CELL_VOLT6** = 14U, **BCC_MSR_CELL_VOLT5** = 15U, **BCC_MSR_CELL_VOLT4** = 16U, **BCC_MSR_CELL_VOLT3** = 17U, **BCC_MSR_CELL_VOLT2** = 18U, **BCC_MSR_CELL_VOLT1** = 19U, **BCC_MSR_AN6** = 20U, **BCC_MSR_AN5** = 21U, **BCC_MSR_AN4** = 22U, **BCC_MSR_AN3** = 23U, **BCC_MSR_AN2** = 24U, **BCC_MSR_AN1** = 25U, **BCC_MSR_AN0** = 26U, **BCC_MSR_ICTEMP** = 27U, **BCC_MSR_VBGADC1A** = 28U, **BCC_MSR_VBGADC1B** = 29U }
- *Measurements provided by battery cell controller.* enum **bcc_avg_t** { **BCC_AVG_1** = MC33771C_ADC_CFG_AVG_NO_AVERAGING_ENUM_VAL, **BCC_AVG_2** = MC33771C_ADC_CFG_AVG_2_SAMPLES_ENUM_VAL, **BCC_AVG_4** = MC33771C_ADC_CFG_AVG_4_SAMPLES_ENUM_VAL, **BCC_AVG_8** = MC33771C_ADC_CFG_AVG_8_SAMPLES_ENUM_VAL, **BCC_AVG_16** =

MC33771C_ADC_CFG_AVG_16_SAMPLES_ENUM_VAL, **BCC_AVG_32** = MC33771C_ADC_CFG_AVG_32_SAMPLES_ENUM_VAL, **BCC_AVG_64** = MC33771C_ADC_CFG_AVG_64_SAMPLES_ENUM_VAL, **BCC_AVG_128** = MC33771C_ADC_CFG_AVG_128_SAMPLES_ENUM_VAL, **BCC_AVG_256** = MC33771C_ADC_CFG_AVG_256_SAMPLES_ENUM_VAL }

- *Number of samples to be averaged in the conversion request.* enum **bcc_fault_status_t** { **BCC_FS_CELL_OV** = 0U, **BCC_FS_CELL_UV** = 1U, **BCC_FS_CB_OPEN** = 2U, **BCC_FS_CB_SHORT** = 3U, **BCC_FS_GPIO_STATUS** = 4U, **BCC_FS_AN_OT_UT** = 5U, **BCC_FS_GPIO_SHORT** = 6U, **BCC_FS_COMM** = 7U, **BCC_FS_FAULT1** = 8U, **BCC_FS_FAULT2** = 9U, **BCC_FS_FAULT3** = 10U }
- *Status provided by battery cell controller.* enum **bcc_pin_mode_t** { **BCC_PIN_ANALOG_IN_RATIO** = 0U, **BCC_PIN_ANALOG_IN_ABS** = 1U, **BCC_PIN_DIGITAL_IN** = 2U, **BCC_PIN_DIGITAL_OUT** = 3U, **BCC_PIN_WAKE_UP_IN** = 4U, **BCC_PIN_CONVERT_TR_IN** = 5U }
- *Mode of a GPIOx/ANx pin.* enum **bcc_temp_unit_t** { **BCC_TEMP_KELVIN** = 0U, **BCC_TEMP_CELSIUS** = 1U, **BCC_TEMP_FAHRENHEIT** = 2U }

Unit of the result from BCC_Meas_GetIcTemperature function.

Detailed Description

Enumeration Type Documentation

enum bcc_avg_t

Number of samples to be averaged in the conversion request.

Enumerator:

BCC_AVG_1	No averaging, the result is taken as is.
BCC_AVG_2	Averaging of 2 consecutive samples.
BCC_AVG_4	Averaging of 4 consecutive samples.
BCC_AVG_8	Averaging of 8 consecutive samples.
BCC_AVG_16	Averaging of 16 consecutive samples.
BCC_AVG_32	Averaging of 32 consecutive samples.
BCC_AVG_64	Averaging of 64 consecutive samples.
BCC_AVG_128	Averaging of 126 consecutive samples.
BCC_AVG_256	Averaging of 256 consecutive samples.

enum bcc_cid_t

Cluster Identification Address.

Note that SPI communication mode allows one cluster/device only. The maximum number of clusters/devices for TPL mode is 63.

Enumerator:

BCC_CID_UNASSIG	ID of uninitialized BCC devices.
BCC_CID_DEV1	Cluster ID of device 1. In SPI mode, it is the only connected device. In TPL mode, it is the first device in daisy chain (connected directly to MC33664).
BCC_CID_DEV2	Cluster ID of device 2.
BCC_CID_DEV3	Cluster ID of device 3.
BCC_CID_DEV4	Cluster ID of device 4.
BCC_CID_DEV5	Cluster ID of device 5.
BCC_CID_DEV6	Cluster ID of device 6.
BCC_CID_DEV7	Cluster ID of device 7.
BCC_CID_DEV8	Cluster ID of device 8.
BCC_CID_DEV9	Cluster ID of device 9.
BCC_CID_DEV10	Cluster ID of device 10.
BCC_CID_DEV11	Cluster ID of device 11.
BCC_CID_DEV12	Cluster ID of device 12.
BCC_CID_DEV13	Cluster ID of device 13.
BCC_CID_DEV14	Cluster ID of device 14.
BCC_CID_DEV15	Cluster ID of device 15.
BCC_CID_DEV16	Cluster ID of device 16.
BCC_CID_DEV17	Cluster ID of device 17.
BCC_CID_DEV18	Cluster ID of device 18.
BCC_CID_DEV19	Cluster ID of device 19.

BCC_CID_DEV20	Cluster ID of device 20.
BCC_CID_DEV21	Cluster ID of device 21.
BCC_CID_DEV22	Cluster ID of device 22.
BCC_CID_DEV23	Cluster ID of device 23.
BCC_CID_DEV24	Cluster ID of device 24.
BCC_CID_DEV25	Cluster ID of device 25.
BCC_CID_DEV26	Cluster ID of device 26.
BCC_CID_DEV27	Cluster ID of device 27.
BCC_CID_DEV28	Cluster ID of device 28.
BCC_CID_DEV29	Cluster ID of device 29.
BCC_CID_DEV30	Cluster ID of device 30.
BCC_CID_DEV31	Cluster ID of device 31.
BCC_CID_DEV32	Cluster ID of device 32.
BCC_CID_DEV33	Cluster ID of device 33.
BCC_CID_DEV34	Cluster ID of device 34.
BCC_CID_DEV35	Cluster ID of device 35.
BCC_CID_DEV36	Cluster ID of device 36.
BCC_CID_DEV37	Cluster ID of device 37.
BCC_CID_DEV38	Cluster ID of device 38.
BCC_CID_DEV39	Cluster ID of device 39.
BCC_CID_DEV40	Cluster ID of device 40.
BCC_CID_DEV41	Cluster ID of device 41.
BCC_CID_DEV42	Cluster ID of device 42.
BCC_CID_DEV43	Cluster ID of device 43.

BCC_CID_DEV44	Cluster ID of device 44.
BCC_CID_DEV45	Cluster ID of device 45.
BCC_CID_DEV46	Cluster ID of device 46.
BCC_CID_DEV47	Cluster ID of device 47.
BCC_CID_DEV48	Cluster ID of device 48.
BCC_CID_DEV49	Cluster ID of device 49.
BCC_CID_DEV50	Cluster ID of device 50.
BCC_CID_DEV51	Cluster ID of device 51.
BCC_CID_DEV52	Cluster ID of device 52.
BCC_CID_DEV53	Cluster ID of device 53.
BCC_CID_DEV54	Cluster ID of device 54.
BCC_CID_DEV55	Cluster ID of device 55.
BCC_CID_DEV56	Cluster ID of device 56.
BCC_CID_DEV57	Cluster ID of device 57.
BCC_CID_DEV58	Cluster ID of device 58.
BCC_CID_DEV59	Cluster ID of device 59.
BCC_CID_DEV60	Cluster ID of device 60.
BCC_CID_DEV61	Cluster ID of device 61.
BCC_CID_DEV62	Cluster ID of device 62.
BCC_CID_DEV63	Cluster ID of device 63.

enum bcc_device_t

BCC device.

Enumerator:

BCC_DEVICE_MC33771C	MC33771C.
BCC_DEVICE_MC33772C	MC33772C.

enum bcc_fault_status_t

Status provided by battery cell controller.

Enumerator:

BCC_FS_CELL_OV	CT overvoltage fault (register CELL_OV_FLT).
BCC_FS_CELL_UV	CT undervoltage fault (register CELL_UV_FLT).
BCC_FS_CB_OPEN	Open CB fault (register CB_OPEN_FLT).
BCC_FS_CB_SHORT	Short CB fault (register CB_SHORT_FLT).
BCC_FS_GPIO_STATUS	GPIO status (register GPIO_STS).
BCC_FS_AN_OT_UT	AN over and undertemperature (register AN_OT_UT_FLT).
BCC_FS_GPIO_SHORT	Short GPIO/open AN diagnostic (register GPIO_SHORT_ANx_OPEN_STS).
BCC_FS_COMM	Number of communication errors detected (register COM_STATUS).
BCC_FS_FAULT1	Fault status (register FAULT1_STATUS).
BCC_FS_FAULT2	Fault status (register FAULT2_STATUS).
BCC_FS_FAULT3	Fault status (register FAULT3_STATUS).

enum bcc_measurements_t

Measurements provided by battery cell controller.

Note that MC33772C doesn't have MEAS_CELL7 - MEAS_CELL14 registers. Function BCC_Meas_GetRawValues returns 0x0000 at these positions.

Enumerator:

BCC_MSR_CC_NB_SAMPLES	Number of samples in Coulomb counter (register CC_NB_SAMPLES).
BCC_MSR_COULOMB_CNT1	Coulomb counting accumulator (register COULOMB_CNT1).
BCC_MSR_COU	Coulomb counting accumulator (register COULOMB_CNT2).

LOMB_CNT2	
BCC_MSR_ISENSE1	ISENSE measurement (register MEAS_ISENSE1).
BCC_MSR_ISENSE2	ISENSE measurement (register MEAS_ISENSE2).
BCC_MSR_STACK_VOLT	Stack voltage measurement (register MEAS_STACK).
BCC_MSR_CELL_VOLT14	Cell 14 voltage measurement (register MEAS_CELL14).
BCC_MSR_CELL_VOLT13	Cell 13 voltage measurement (register MEAS_CELL13).
BCC_MSR_CELL_VOLT12	Cell 12 voltage measurement (register MEAS_CELL12).
BCC_MSR_CELL_VOLT11	Cell 11 voltage measurement (register MEAS_CELL11).
BCC_MSR_CELL_VOLT10	Cell 10 voltage measurement (register MEAS_CELL10).
BCC_MSR_CELL_VOLT9	Cell 9 voltage measurement (register MEAS_CELL9).
BCC_MSR_CELL_VOLT8	Cell 8 voltage measurement (register MEAS_CELL8).
BCC_MSR_CELL_VOLT7	Cell 7 voltage measurement (register MEAS_CELL7).
BCC_MSR_CELL_VOLT6	Cell 6 voltage measurement (register MEAS_CELL6).
BCC_MSR_CELL_VOLT5	Cell 5 voltage measurement (register MEAS_CELL5).
BCC_MSR_CELL_VOLT4	Cell 4 voltage measurement (register MEAS_CELL4).
BCC_MSR_CELL_VOLT3	Cell 3 voltage measurement (register MEAS_CELL3).
BCC_MSR_CELL_VOLT2	Cell 2 voltage measurement (register MEAS_CELL2).
BCC_MSR_CELL_VOLT1	Cell 1 voltage measurement (register MEAS_CELL1).
BCC_MSR_AN6	Analog input 6 voltage measurement (register MEAS_AN6).
BCC_MSR_AN5	Analog input 5 voltage measurement (register MEAS_AN5).
BCC_MSR_AN4	Analog input 4 voltage measurement (register MEAS_AN4).
BCC_MSR_AN3	Analog input 3 voltage measurement (register MEAS_AN3).
BCC_MSR_AN2	Analog input 2 voltage measurement (register MEAS_AN2).
BCC_MSR_AN1	Analog input 1 voltage measurement (register MEAS_AN1).

BCC_MSR_AN0	Analog input 0 voltage measurement (register MEAS_AN0).
BCC_MSR_ICTEMP	IC temperature measurement (register MEAS_IC_TEMP).
BCC_MSR_VBGADC1A	ADCIA Band Gap Reference measurement (register MEAS_VBG_DIAG_ADC1A).
BCC_MSR_VBGADC1B	ADCIB Band Gap Reference measurement (register MEAS_VBG_DIAG_ADC1B).

enum bcc_mode_t

BCC communication mode.

Enumerator:

BCC_MODE_SPI	SPI communication mode.
BCC_MODE_TPL	TPL communication mode.

enum bcc_pin_mode_t

Mode of a GPIOx/ANx pin.

Enumerator:

BCC_PIN_ANALOG_IN_RATIO	Analog input for ratiometric measurement).
BCC_PIN_ANALOG_IN_ABS	Analog input for absolute measurement.
BCC_PIN_DIGITAL_IN	Digital input.
BCC_PIN_DIGITAL_OUT	Digital output.
BCC_PIN_WAKE_UP_IN	Digital input with a wake-up capability (only GPIO0). Wakes-up BCC from sleep to normal mode on any edge of GPIO0.
BCC_PIN_CONVERT_TR_IN	Digital input with a convert trigger capability (only GPIO2). A rising edge on GPIO2 triggers an ADC1-A and ADC1-B conversion when BCC is in normal mode.

enum bcc_status_t

Error codes.

Enumerator:

BCC_STATUS_SUCCESS	No error.
BCC_STATUS_PARAM_RANGE	Parameter out of range.
BCC_STATUS_SPI_FAIL	Fail in the SPI communication.
BCC_STATUS_COM_TIMEOUT	Communication timeout.
BCC_STATUS_COM_ECHO	Received "echo" frame from MC33664 does not correspond to the sent frame.
BCC_STATUS_COM_CRC	Wrong CRC in the received SPI frame.
BCC_STATUS_COM_MSG_CNT	Received frame has a valid CRC but the message counter value does not match to the expected one.
BCC_STATUS_COM_NULL	Received frame has a valid CRC but all bit-fields except CRC and message counter are zero. This occurs only in SPI communication mode: during the very first message or as a response to an invalid request from MCU.
BCC_STATUS_DIAG_FAIL	It is not allowed to enter diagnostic mode.
BCC_STATUS_EEPROM_ERROR	An error occurred during the communication to EEPROM.
BCC_STATUS_EEPROM_PRESENT	No EEPROM detected.
BCC_STATUS_DATA_RDY	A new sequence of conversions is currently running.
BCC_STATUS_TIMEOUT_START	An error reported in BCC_MCU_StartTimeout function.

enum bcc_temp_unit_t

Unit of the result from BCC_Meas_GetIcTemperature function.

Enumerator:

BCC_TEMP_KELVIN	Result resolution: 0.1 K.
BCC_TEMP_CELSIUS	Result resolution: 0.1 °C.
BCC_TEMP_FAHRENHEIT	Result resolution: 0.1 °F.

Struct_group

Data Structures

- struct **bcc_cc_data_t**
  Coulomb counter data.
- struct **bcc_drv_data_t**
  Driver internal data.
- struct **bcc_drv_config_t**
  Driver configuration.

Detailed Description

Function_group

Functions

- **bcc_status_t BCC_Init** (**bcc_drv_config_t** *const drvConfig)
  This function initializes the battery cell controller device(s), assigns CID and initializes internal driver data.
- **bcc_status_t BCC_SendNop** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid)
  This function sends No Operation command the to BCC device. It can be used to reset the communication timeout of the device without performing any operation.
- **bcc_status_t BCC_Sleep** (**bcc_drv_config_t** *const drvConfig)
  This function sets sleep mode to all battery cell controller devices.
- void **BCC_WakeUp** (const **bcc_drv_config_t** *const drvConfig)
  This function sets normal mode to all battery cell controller devices.
- **bcc_status_t BCC_SoftwareReset** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid)
  This function resets BCC device using software reset. It enters reset via SPI or TPL interface. In TPL, you can use BCC_CID_UNASSIG as CID parameter for software reset of all devices in the chain (global write).
- void **BCC_HardwareReset** (const **bcc_drv_config_t** *const drvConfig)
  This function resets BCC device using RESET pin.
- **bcc_status_t BCC_TPL_Enable** (const uint8_t drvInstance)
  This function enables MC33664 device (sets a normal mode). Intended for TPL mode only!
- void **BCC_TPL_Disable** (const uint8_t drvInstance)
  This function puts MC33664 device into the sleep mode. Intended for TPL mode only!
- **bcc_status_t BCC_Reg_Read** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t regAddr, const uint8_t regCnt, uint16_t *regVal)
  This function reads a value from addressed register (or desired number of registers) of selected battery cell controller device.
- **bcc_status_t BCC_Reg_Write** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t regAddr, const uint16_t regVal)
  This function writes a value to addressed register of selected battery cell controller device.
- **bcc_status_t BCC_Reg_WriteGlobal** (**bcc_drv_config_t** *const drvConfig, const uint8_t regAddr, const uint16_t regVal)

This function writes a value to addressed register of all configured BCC devices. Intended for TPL mode only!

- **bcc_status_t BCC_Reg_Update** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t regAddr, const uint16_t regMask, const uint16_t regVal)
  This function updates content of a selected register; affects bits specified by a bit mask only.
- **bcc_status_t BCC_Meas_StartConversion** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const **bcc_avg_t** avg)
  This function starts ADC conversion in selected BCC device. It sets number of samples to be averaged and Start of Conversion bit in ADC_CFG register.
- **bcc_status_t BCC_Meas_StartConversionGlobal** (**bcc_drv_config_t** *const drvConfig, uint16_t adcCfgValue)
  This function starts ADC conversion for all devices in TPL chain. It uses a Global Write command to set ADC_CFG register. Intended for TPL mode only!
- **bcc_status_t BCC_Meas_IsConverting** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, bool *const completed)
  This function checks status of conversion defined by End of Conversion bit in ADC_CFG register.
- **bcc_status_t BCC_Meas_StartAndWait** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const **bcc_avg_t** avg)
  This function starts an on-demand conversion in selected BCC device and waits for completion.
- **bcc_status_t BCC_Meas_GetRawValues** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint16_t *const measurements)
  This function reads the measurement registers and returns raw values.
- **bcc_status_t BCC_Meas_GetCoulombCounter** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, **bcc_cc_data_t** *const cc)
  This function reads the Coulomb counter registers.
- **bcc_status_t BCC_Meas_GetIsenseVoltage** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, int32_t *const isenseVolt)
  This function reads the ISENSE measurement and converts it to [uV].
- **bcc_status_t BCC_Meas_GetStackVoltage** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint32_t *const stackVolt)
  This function reads the stack measurement and converts it to [uV].
- **bcc_status_t BCC_Meas_GetCellVoltages** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint32_t *const cellVolt)
  This function reads the cell measurements and converts them to [uV].
- **bcc_status_t BCC_Meas_GetCellVoltage** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint8_t cellIndex, uint32_t *const cellVolt)
  This function reads the voltage measurement of a selected cell and converts it to [uV].
- **bcc_status_t BCC_Meas_GetAnVoltages** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint32_t *const anVolt)
  This function reads the voltage measurement for all ANx and converts them to [uV]. Intended for ANx configured for absolute measurements only!
- **bcc_status_t BCC_Meas_GetAnVoltage** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint8_t anIndex, uint32_t *const anVolt)
  This function reads the voltage measurement of a selected ANx and converts it to [uV]. Intended for ANx configured for absolute measurements only!
- **bcc_status_t BCC_Meas_GetIcTemperature** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, **bcc_temp_unit_t** unit, int16_t *const icTemp)
  This function reads the BCC temperature and converts it to the selected unit.
- **bcc_status_t BCC_Fault_GetStatus** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint16_t *const fltStatus)
  This function reads the fault status registers of the BCC device.
- **bcc_status_t BCC_Fault_ClearStatus** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const **bcc_fault_status_t** statSel)

This function clears selected fault status register.

- **bcc_status_t BCC_GPIO_SetMode** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t gpioSel, const **bcc_pin_mode_t** mode)
  This function sets the mode of one BCC GPIOx/ANx pin.
- **bcc_status_t BCC_GPIO_ReadPin** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t gpioSel, bool *const val)
  This function reads a value of one BCC GPIO pin.
- **bcc_status_t BCC_GPIO_SetOutput** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t gpioSel, const bool val)
  This function sets output value of one BCC GPIO pin.
- **bcc_status_t BCC_CB_Enable** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const bool enable)
  This function enables or disables the cell balancing via SYS_CFG1[CB_DRVEN] bit.
- **bcc_status_t BCC_CB_SetIndividual** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t cellIndex, const bool enable, const uint16_t timer)
  This function enables or disables cell balancing for a specified cell and sets its timer.
- **bcc_status_t BCC_CB_Pause** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const bool pause)
  This function pauses cell balancing. It can be useful during an on demand conversion. As a result more precise measurement can be done. Note that it is user obligation to re-enable cell balancing after measurement ends.
- **bcc_status_t BCC_FuseMirror_Read** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t fuseAddr, uint16_t *const value)
  This function reads a fuse mirror register of selected BCC device.
- **bcc_status_t BCC_FuseMirror_Write** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t fuseAddr, const uint16_t value)
  This function writes a fuse mirror register of selected BCC device.
- **bcc_status_t BCC_GUID_Read** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint64_t *const guid)
  This function reads an unique serial number of the BCC device from the content of mirror registers.
- **bcc_status_t BCC_EEPROM_Read** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t addr, uint8_t *const data)
  This function reads a byte from specified address of EEPROM memory connected to BCC device via I2C bus.
- **bcc_status_t BCC_EEPROM_Write** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t addr, const uint8_t data)
  This function writes a byte to specified address of EEPROM memory connected to BCC device via I2C bus.
- void **BCC_MCU_WaitUs** (uint32_t delay)
  Waits for specified amount of microseconds. This function needs to be implemented for specified MCU by the user.
- void **BCC_MCU_WaitMs** (uint16_t delay)
  Waits for specified amount of milliseconds. This function needs to be implemented for specified MCU by the user.
- **bcc_status_t BCC_MCU_StartTimeout** (uint32_t timeoutUs)
  Starts a non-blocking timeout mechanism. After expiration of the time passed as a parameter, function BCC_MCU_TimeoutExpired should signalize an expired timeout. This function needs to be implemented for specified MCU by the user.
- bool **BCC_MCU_TimeoutExpired** (void)
  Returns state of the timeout mechanism started by the function BCC_MCU_StartTimeout. This function needs to be implemented for specified MCU by the user.
- void **BCC_MCU_Assert** (const bool x)

User implementation of assert.

- **bcc_status_t BCC_MCU_TransferSpi** (const uint8_t drvInstance, uint8_t txBuf[], uint8_t rxBuf[])
  This function performs one 48b transfer via SPI bus. Intended for SPI mode only. This function needs to be implemented for specified MCU by the user.
- **bcc_status_t BCC_MCU_TransferTpl** (const uint8_t drvInstance, uint8_t txBuf[], uint8_t rxBuf[], const uint16_t recvTrCnt)
  This function sends and receives data to MC33664 via TX and RX SPI buses. Intended for TPL mode only. This function needs to be implemented for specified MCU by the user.
- void **BCC_MCU_WriteCsbPin** (const uint8_t drvInstance, const uint8_t value)
  Writes logic 0 or 1 to the CSB (SPI mode) or CSB_TX pin (TPL mode). This function needs to be implemented by the user.
- void **BCC_MCU_WriteRstPin** (const uint8_t drvInstance, const uint8_t value)
  Writes logic 0 or 1 to the RESET pin. This function needs to be implemented by the user. If no RESET pin is used, keep the function body empty.
- void **BCC_MCU_WriteEnPin** (const uint8_t drvInstance, const uint8_t value)
  Writes logic 0 or 1 to the EN pin of MC33664. This function is called only in the TPL mode and it needs to be implemented by the user.
- uint32_t **BCC_MCU_ReadIntbPin** (const uint8_t drvInstance)
  Reads logic value of INTB pin of MC33664. This function is called only in the TPL mode and it needs to be implemented by the user.
- **bcc_status_t BCC_Reg_ReadTpl** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t regAddr, const uint8_t regCnt, uint16_t *regVal)
  This function reads desired number of registers of the BCC device. Intended for TPL mode only.
- **bcc_status_t BCC_Reg_ReadSpi** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint8_t regAddr, const uint8_t regCnt, uint16_t *regVal)
  This function reads desired number of registers of the BCC device. Intended for SPI mode only.
- **bcc_status_t BCC_Reg_WriteTpl** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t regAddr, const uint16_t regVal)
  This function writes a value to addressed register of the BCC device. Intended for TPL mode only.
- **bcc_status_t BCC_Reg_WriteSpi** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t regAddr, const uint16_t regVal)
  This function writes a value to addressed register of the BCC device. Intended for SPI mode only.
- **bcc_status_t BCC_Reg_WriteGlobalTpl** (**bcc_drv_config_t** *const drvConfig, const uint8_t regAddr, const uint16_t regVal)
  This function writes a value to addressed register of all configured BCC devices in the chain. Intended for TPL mode only.
- **bcc_status_t BCC_SendNopTpl** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid)
  This function sends a No Operation command to the BCC device. Intended for TPL mode only.
- **bcc_status_t BCC_SendNopSpi** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid)
  This function sends a No Operation command to the BCC device. Intended for SPI mode only.

Detailed Description

Function Documentation

bcc_status_t BCC_CB_Enable (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, const bool *enable*)

This function enables or disables the cell balancing via SYS_CFG1[CB_DRVEN] bit.

Note that each cell balancing driver needs to be setup separately, e.g. by BCC_CB_SetIndividual function.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
enable	State of cell balancing. False (cell balancing disabled) or True (cell balancing enabled).

Returns:

bcc_status_t Error code.

bcc_status_t BCC_CB_Pause (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, const bool *pause*)

This function pauses cell balancing. It can be useful during an on demand conversion. As a result more precise measurement can be done. Note that it is user obligation to re-enable cell balancing after measurement ends.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
pause	True (pause) or False (unpause).

Returns:

bcc_status_t Error code.

bcc_status_t BCC_CB_SetIndividual (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, const uint8_t *cellIndex*, const bool *enable*, const uint16_t *timer*)

This function enables or disables cell balancing for a specified cell and sets its timer.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
cellIndex	Cell index. Use 0U for CELL 1, 1U for CELL2, etc.
enable	True for enabling of CB, False otherwise.
timer	Timer for enabled CB driver in minutes. Value of zero represents 30 seconds.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_EEPROM_Read (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, const uint8_t *addr*, uint8_t *const *data*)

This function reads a byte from specified address of EEPROM memory connected to BCC device via I2C bus.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of BCC device the EEPROM memory is connected to.
addr	Address of EEPROM data will be read from. The admission range is from 0 to

	127.
data	Data read from specified address of EEPROM memory.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_EEPROM_Write (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, const uint8_t *addr*, const uint8_t *data*)

This function writes a byte to specified address of EEPROM memory connected to BCC device via I2C bus.

Warning: EEPROM write time depends on device selection and is usually around 5 ms. Therefore, another EEPROM (write & read) operations to the same EEPROM memory cannot be done within 5 ms after returning from this function.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of BCC device the EEPROM memory is connected to.
addr	Address of EEPROM data will be written to. The admission range is from 0 to 127.
data	Data written to specified address of EEPROM memory.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_Fault_ClearStatus (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, const bcc_fault_status_t *statSel*)

This function clears selected fault status register.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
statSel	Selection of a fault status register to be cleared. See definition of this enumeration in this header file.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_Fault_GetStatus (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, uint16_t *const *fltStatus*)

This function reads the fault status registers of the BCC device.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
fltStatus	Array containing all fault status information provided by BCC. Required size of the array is BCC_STAT_CNT*16b. Indexes into the array are defined in bcc_fault_status_t enumeration placed in this header file.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_FuseMirror_Read (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, const uint8_t *fuseAddr*, uint16_t *const *value*)

This function reads a fuse mirror register of selected BCC device.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
fuseAddr	Address of a fuse mirror register to be read.
value	Pointer to memory where the read value will be stored.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_FuseMirror_Write (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, const uint8_t *fuseAddr*, const uint16_t *value*)

This function writes a fuse mirror register of selected BCC device.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
fuseAddr	Address of a fuse mirror register to be written.
value	Value to be written.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_GPIO_ReadPin (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, const uint8_t *gpioSel*, bool *const *val*)

This function reads a value of one BCC GPIO pin.

Note that such GPIO/AN pin should be configured as digital input or output.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
gpioSel	Index of GPIOx to be read. Index starts at 0 (GPIO0).
val	Pointer where the pin value will be stored. Possible values are: False (logic 0, low level) and True (logic 1, high level).

Returns:

bcc_status_t Error code.

bcc_status_t BCC_GPIO_SetMode (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, const uint8_t *gpioSel*, const bcc_pin_mode_t *mode*)

This function sets the mode of one BCC GPIOx/ANx pin.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
gpioSel	Index of pin to be configured. Index starts at 0 (GPIO0).

mode	Pin mode.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_GPIO_SetOutput (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, const uint8_t *gpioSel*, const bool *val*)

This function sets output value of one BCC GPIO pin.

Note that this function is determined for GPIO/AN pins configured as output pins.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
gpioSel	Index of GPIO output to be set. Index starts at 0 (GPIO0).
val	Output value. Possible values are: False (logic 0, low level) and True (logic 1, high level).

Returns:

bcc_status_t Error code.

bcc_status_t BCC_GUID_Read (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, uint64_t *const *guid*)

This function reads an unique serial number of the BCC device from the content of mirror registers.

GUID is created according to the following table:

Device	GUID [36:21]	GUID [20:5]	GUID [4:0]
MC33771C	0x18 [15:0]	0x19 [15:0]	0x1A [4:0]
fuse address	(16 bit)	(16 bit)	(5 bit)
:----------—:	:----------—:	:----------—:	:---------—:
MC33772C	0x10 [15:0]	0x11 [15:0]	0x12 [4:0]
fuse address	(16 bit)	(16 bit)	(5 bit)

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
guid	Pointer to memory where 37b unique ID will be stored.

Returns:

bcc_status_t Error code.

void BCC_HardwareReset (const bcc_drv_config_t *const *drvConfig*)

This function resets BCC device using RESET pin.

Parameters:

drvConfig	Pointer to driver instance configuration.

bcc_status_t BCC_Init (bcc_drv_config_t *const *drvConfig*)

This function initializes the battery cell controller device(s), assigns CID and initializes internal driver data.

Note that this function initializes only the INIT register of connected BCC device(s).

Note that the function is implemented for an universal use. It is capable to move BCC devices into the NORMAL mode from all modes (INIT, IDLE, SLEEP and NORMAL) except the RESET mode. Such implementation can generate more wake-up sequences via CSB_TX pin than required for the current mode. These extra sequences project to the COM_ERR_COUNT bit field in COM_STATUS register. Therefore, it is recommended to clear the COM_STATUS register after calling of this function.

Parameters:

drvConfig	Pointer to driver instance configuration.

Returns:

bcc_status_t Error code.

void BCC_MCU_Assert (const bool *x*)

User implementation of assert.

Parameters:

x	True if everything is OK.

uint32_t BCC_MCU_ReadIntbPin (const uint8_t *drvInstance*)

Reads logic value of INTB pin of MC33664. This function is called only in the TPL mode and it needs to be implemented by the user.

Parameters:

drvInstance	Instance of BCC driver.

Returns:

Zero value for logic zero, non-zero value otherwise.

bcc_status_t BCC_MCU_StartTimeout (uint32_t *timeoutUs*)

Starts a non-blocking timeout mechanism. After expiration of the time passed as a parameter, function BCC_MCU_TimeoutExpired should signalize an expired timeout. This function needs to be implemented for specified MCU by the user.

Note: An optimization of this function to last as short as possible is recommended but not absolutely required for the proper function of the driver. If the timeout mechanism is implemented by a timer, the time needed for setting the timer does not have to be compensated - i.e. The timeout can be signalized a bit later than requested.

Note: When function BCC_MCU_WaitUs or BCC_MCU_WaitMs is called, information about the timeout state will not be required by the BCC SW driver anymore and resources allocated by this function can be released even if the timeout has not expired yet.

Parameters:

timeoutUs	Length of the timeout in microseconds.

Returns:

Returns BCC_STATUS_TIMEOUT_START in case of error, BCC_STATUS_SUCCESS otherwise.

bool BCC_MCU_TimeoutExpired (void)

Returns state of the timeout mechanism started by the function BCC_MCU_StartTimeout. This function needs to be implemented for specified MCU by the user.

Returns:

True if timeout expired, false otherwise.

bcc_status_t BCC_MCU_TransferSpi (const uint8_t *drvInstance*, uint8_t *txBuf*[], uint8_t *rxBuf*[])

This function performs one 48b transfer via SPI bus. Intended for SPI mode only. This function needs to be implemented for specified MCU by the user.

The byte order of buffers is given by BCC_MSG_* macros (in **bcc.h**).

Parameters:

drvInstance	Instance of BCC driver.
txBuf	Pointer to TX data buffer (of BCC_MSG_SIZE size).
rxBuf	Pointer to RX data buffer (of BCC_MSG_SIZE size).

Returns:

bcc_status_t Error code.

bcc_status_t BCC_MCU_TransferTpl (const uint8_t *drvInstance*, uint8_t *txBuf*[], uint8_t *rxBuf*[], const uint16_t *recvTrCnt*)

This function sends and receives data to MC33664 via TX and RX SPI buses. Intended for TPL mode only. This function needs to be implemented for specified MCU by the user.

TX SPI bus always performs only one 48b SPI transfer. Expected number of RX transfers is passed as the last parameter. The byte order of buffers is given by BCC_MSG_* macros (in **bcc.h**) and can be changed by the user.

Parameters:

drvInstance	Instance of BCC driver.
txBuf	Pointer to TX data buffer (of BCC_MSG_SIZE size).
rxBuf	Pointer to buffer for received data. Its size is at least (BCC_MSG_SIZE * recvTrCnt) bytes.
recvTrCnt	Number of 48b transfers to be received. A non-zero value.

Returns:

bcc_status_t Error code.

void BCC_MCU_WaitMs (uint16_t *delay*)

Waits for specified amount of milliseconds. This function needs to be implemented for specified MCU by the user.

Note: Functions BCC_MCU_WaitUs and BCC_MCU_WaitMs are both blocking. Thus, they are called independently by the BCC SW driver and can be implemented by the same timer.

Note: Timeout mechanism (implemented by functions BCC_MCU_StartTimeout and BCC_MCU_TimeoutExpired) is also not used together with BCC_MCU_WaitMs. I.e. resources allocated by BCC_MCU_StartTimeout function can be released when BCC_MCU_WaitMs is called.

Parameters:

delay	Number of milliseconds to wait.

void BCC_MCU_WaitUs (uint32_t *delay*)

Waits for specified amount of microseconds. This function needs to be implemented for specified MCU by the user.

The timing within the implementation of this functions should be accurate. E.g. In case of timer usage, the time for setting and starting the timer should be taken also into account and compensated. Waiting time down to 5 us must be supported.

Note: Functions BCC_MCU_WaitUs and BCC_MCU_WaitMs are both blocking. Thus, they are called independently by the BCC SW driver and can be implemented by the same timer.

Note: Timeout mechanism (implemented by functions BCC_MCU_StartTimeout and BCC_MCU_TimeoutExpired) is also not used together with BCC_MCU_WaitUs. I.e. resources allocated by BCC_MCU_StartTimeout function can be released when BCC_MCU_WaitUs is called.

Parameters:

delay	Number of microseconds to wait.

void BCC_MCU_WriteCsbPin (const uint8_t *drvInstance*, const uint8_t *value*)

Writes logic 0 or 1 to the CSB (SPI mode) or CSB_TX pin (TPL mode). This function needs to be implemented by the user.

Parameters:

drvInstance	Instance of BCC driver.
value	Zero or one to be set to CSB_TX pin.

void BCC_MCU_WriteEnPin (const uint8_t *drvInstance*, const uint8_t *value*)

Writes logic 0 or 1 to the EN pin of MC33664. This function is called only in the TPL mode and it needs to be implemented by the user.

Parameters:

drvInstance	Instance of BCC driver.
value	Zero or one to be set to EN pin.

void BCC_MCU_WriteRstPin (const uint8_t *drvInstance*, const uint8_t *value*)

Writes logic 0 or 1 to the RESET pin. This function needs to be implemented by the user. If no RESET pin is used, keep the function body empty.

Parameters:

drvInstance	Instance of BCC driver.
value	Zero or one to be set to RESET pin.

bcc_status_t BCC_Meas_GetAnVoltage (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, uint8_t *anIndex*, uint32_t *const *anVolt*)

This function reads the voltage measurement of a selected ANx and converts it to [uV]. Intended for ANx configured for absolute measurements only!

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
anIndex	ANx index. Use 0U for AN0, 1U for AN1, etc.
anVolt	Pointer to memory where the ANx voltage (in [uV]) will be stored.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_Meas_GetAnVoltages (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, uint32_t *const *anVolt*)

This function reads the voltage measurement for all ANx and converts them to [uV]. Intended for ANx configured for absolute measurements only!

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
anVolt	Pointer to the array where ANx voltages (in [uV]) will be stored. Array must have an suitable size (BCC_GPIO_INPUT_CNT * 32b). AN0 voltage is stored at [0], AN1 at [1], etc.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_Meas_GetCellVoltage (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, uint8_t *cellIndex*, uint32_t *const *cellVolt*)

This function reads the voltage measurement of a selected cell and converts it to [uV].

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
cellIndex	Cell index. Use 0U for CELL 1, 1U for CELL2, etc.
cellVolt	Pointer to memory where the cell voltage (in [uV]) will be stored.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_Meas_GetCellVoltages (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, uint32_t *const *cellVolt*)

This function reads the cell measurements and converts them to [uV].

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
cellVolt	Pointer to the array where the cell voltages (in [uV]) will be stored. Array must have an suitable size (14*32b for MC33771C and 6*32b for MC33772C). Cell 1 voltage is stored at [0], Cell 2 voltage at [1], etc.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_Meas_GetCoulombCounter (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, bcc_cc_data_t *const *cc*)

This function reads the Coulomb counter registers.

Note that the Coulomb counter is independent on the on-demand conversions.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
cc	Coulomb counter data.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_Meas_GetIcTemperature (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, bcc_temp_unit_t *unit*, int16_t *const *icTemp*)

This function reads the BCC temperature and converts it to the selected unit.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
unit	Temperature unit.
icTemp	Pointer to memory where the IC temperature will be stored. Resolution is 0.1; unit is selected by parameter "unit".

Returns:

bcc_status_t Error code.

bcc_status_t BCC_Meas_GetIsenseVoltage (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, int32_t *const *isenseVolt*)

This function reads the ISENSE measurement and converts it to [uV].

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
isenseVolt	Pointer to memory where the ISENSE voltage (in [uV]) will be stored.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_Meas_GetRawValues (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, uint16_t *const *measurements*)

This function reads the measurement registers and returns raw values.

Macros defined in **bcc_utils.h** can be used to perform correct unit conversion.

Warning: The "data ready" flag is ignored.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
measurements	Array containing all values measured by BCC. Size of this array must be BCC_MEAS_CNT*16b. Indexes into the array are defined in enumeration

	bcc_measurements_t placed in this header file.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_Meas_GetStackVoltage (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, uint32_t *const *stackVolt*)

This function reads the stack measurement and converts it to [uV].

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
stackVolt	Pointer to memory where the stack voltage (in [uV]) will be stored.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_Meas_IsConverting (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, bool *const *completed*)

This function checks status of conversion defined by End of Conversion bit in ADC_CFG register.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
completed	Pointer to check result. True if a conversion is complete.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_Meas_StartAndWait (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, const bcc_avg_t *avg*)

This function starts an on-demand conversion in selected BCC device and waits for completion.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
avg	Number of samples to be averaged.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_Meas_StartConversion (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, const bcc_avg_t *avg*)

This function starts ADC conversion in selected BCC device. It sets number of samples to be averaged and Start of Conversion bit in ADC_CFG register.

You can use function BCC_Meas_IsConverting to check the conversion status or a blocking function BCC_Meas_StartAndWait instead. Measured values can be retrieved e.g. by function BCC_Meas_GetRawValues.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
avg	Number of samples to be averaged.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_Meas_StartConversionGlobal (bcc_drv_config_t *const *drvConfig*, uint16_t *adcCfgValue*)

This function starts ADC conversion for all devices in TPL chain. It uses a Global Write command to set ADC_CFG register. Intended for TPL mode only!

You can use function BCC_Meas_IsConverting to check conversion status and function BCC_Meas_GetRawValues to retrieve the measured values.

Parameters:

drvConfig	Pointer to driver instance configuration.
adcCfgValue	Value of ADC_CFG register to be written to all devices in the chain. Note that SOC bit is automatically added by this function.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_Reg_Read (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, const uint8_t *regAddr*, const uint8_t *regCnt*, uint16_t * *regVal*)

This function reads a value from addressed register (or desired number of registers) of selected battery cell controller device.

In case of simultaneous read of more registers, address is incremented in ascending manner.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
regAddr	Register address. See **MC33771C.h** and **MC33772C.h** header files for possible values (MC3377*C_*_OFFSET macros).
regCnt	Number of registers to be read.
regVal	Pointer to memory where content of selected 16 bit registers is stored.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_Reg_ReadSpi (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, uint8_t *regAddr*, const uint8_t *regCnt*, uint16_t * *regVal*)

This function reads desired number of registers of the BCC device. Intended for SPI mode only.

In case of simultaneous read of more registers, address is incremented in ascending manner.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
regAddr	Register address. See **MC33771C.h** and **MC33772C.h** header files for possible values (MC3377*C_*_OFFSET macros).
regCnt	Number of registers to read.
regVal	Pointer to memory where content of selected 16 bit registers will be stored.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_Reg_ReadTpl (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, const uint8_t *regAddr*, const uint8_t *regCnt*, uint16_t * *regVal*)

This function reads desired number of registers of the BCC device. Intended for TPL mode only.

In case of simultaneous read of more registers, address is incremented in ascending manner.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
regAddr	Register address. See **MC33771C.h** and **MC33772C.h** header files for possible values (MC3377*C_*_OFFSET macros).
regCnt	Number of registers to read.
regVal	Pointer to memory where content of selected 16 bit registers will be stored.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_Reg_Update (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, const uint8_t *regAddr*, const uint16_t *regMask*, const uint16_t *regVal*)

This function updates content of a selected register; affects bits specified by a bit mask only.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
regAddr	Register address. See **MC33771C.h** and **MC33772C.h** header files for possible values (MC3377*C_*_OFFSET macros).
regMask	Bit mask. Bits set to 1 will be updated.
regVal	New value of register bits defined by bit mask.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_Reg_Write (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, const uint8_t *regAddr*, const uint16_t *regVal*)

This function writes a value to addressed register of selected battery cell controller device.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
regAddr	Register address. See **MC33771C.h** and **MC33772C.h** header files for possible values (MC3377*C_*_OFFSET macros).
regVal	New value of selected register.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_Reg_WriteGlobal (bcc_drv_config_t *const *drvConfig*, const uint8_t *regAddr*, const uint16_t *regVal*)

This function writes a value to addressed register of all configured BCC devices. Intended for TPL mode only!

Parameters:

drvConfig	Pointer to driver instance configuration.
regAddr	Register address. See **MC33771C.h** and **MC33772C.h** header files for possible values (MC3377*C_*_OFFSET macros).
regVal	New value of selected register.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_Reg_WriteGlobalTpl (bcc_drv_config_t *const *drvConfig*, const uint8_t *regAddr*, const uint16_t *regVal*)

This function writes a value to addressed register of all configured BCC devices in the chain. Intended for TPL mode only.

Parameters:

drvConfig	Pointer to driver instance configuration.
regAddr	Register address. See **MC33771C.h** and **MC33772C.h** header files for possible values (MC3377*C_*_OFFSET macros).
regVal	New value of selected register.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_Reg_WriteSpi (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, const uint8_t *regAddr*, const uint16_t *regVal*)

This function writes a value to addressed register of the BCC device. Intended for SPI mode only.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
regAddr	Register address. See **MC33771C.h** and **MC33772C.h** header files for possible values (MC3377*C_*_OFFSET macros).
regVal	New value of selected register.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_Reg_WriteTpl (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*, const uint8_t *regAddr*, const uint16_t *regVal*)

This function writes a value to addressed register of the BCC device. Intended for TPL mode only.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.
regAddr	Register address. See **MC33771C.h** and **MC33772C.h** header files for possible values (MC3377*C_*_OFFSET macros).
regVal	New value of selected register.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_SendNop (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*)

This function sends No Operation command the to BCC device. It can be used to reset the communication timeout of the device without performing any operation.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_SendNopSpi (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*)

This function sends a No Operation command to the BCC device. Intended for SPI mode only.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_SendNopTpl (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*)

This function sends a No Operation command to the BCC device. Intended for TPL mode only.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_Sleep (bcc_drv_config_t *const *drvConfig*)

This function sets sleep mode to all battery cell controller devices.

In case of TPL communication mode, MC33664 has to be put into the sleep mode separately, by the BCC_TPL_Disable function.

Parameters:

drvConfig	Pointer to driver instance configuration.

Returns:

bcc_status_t Error code.

bcc_status_t BCC_SoftwareReset (bcc_drv_config_t *const *drvConfig*, const bcc_cid_t *cid*)

This function resets BCC device using software reset. It enters reset via SPI or TPL interface. In TPL, you can use BCC_CID_UNASSIG as CID parameter for software reset of all devices in the chain (global write).

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.

Returns:

bcc_status_t Error code.

void BCC_TPL_Disable (const uint8_t *drvInstance*)

This function puts MC33664 device into the sleep mode. Intended for TPL mode only!

This function can be (optionally) used after BCC_Sleep function. Function BCC_TPL_Enable must be then called before BCC_WakeUp function!

Parameters:

drvInstance	BCC driver instance (content of the **bcc_drv_config_t** structure). Passed to the external functions defined by the user.

bcc_status_t BCC_TPL_Enable (const uint8_t *drvInstance*)

This function enables MC33664 device (sets a normal mode). Intended for TPL mode only!

During the driver initialization (BCC_Init function), normal mode of MC33664 is set automatically. This function can be used when sleep mode of BCC device(s) and MC33664 together is required. The typical function flow is as follows: BCC_Sleep -> BCC_TPL_Disable -> ... -> BCC_TPL_Enable -> BCC_WakeUp.

Parameters:

drvInstance	BCC driver instance (content of the **bcc_drv_config_t** structure). Passed to the external functions defined by the user in order to distinguish between more TPL interfaces.

Returns:

bcc_status_t Error code.

void BCC_WakeUp (const bcc_drv_config_t *const *drvConfig*)

This function sets normal mode to all battery cell controller devices.

It is recommended to perform a check whether the device(s) is already woken up by reading the FAULT or the INTB pin before calling this function. If the device is already woken up, this function will increase the COM_ERR_COUNT bit field in the COM_STATUS register and, moreover, will case so-called NULL response (all bit filed set to zero except message counter and correct CRC) in the following SPI response in case of the SPI communication mode (BCC device received an invalid request from MCU).

Parameters:

drvConfig	Pointer to driver instance configuration.

Returns:

bcc_status_t Error code.

Data Structure Documentation

bcc_cc_data_t Struct Reference

Coulomb counter data.

```
#include <bcc.h>
```

Data Fields

- int32_t **ccAccumulator**
- uint16_t **nbSamples**

Detailed Description

Coulomb counter data.

Field Documentation

int32_t bcc_cc_data_t::ccAccumulator

Coulomb counting accumulator with V_2RES resolution.

uint16_t bcc_cc_data_t::nbSamples

Number of samples accumulated in the Coulomb counter.

The documentation for this struct was generated from the following file:

- bcc/**bcc.h**

bcc_drv_config_t Struct Reference

Driver configuration.

```
#include <bcc.h>
```

Data Fields

- uint8_t **drvInstance**
- **bcc_mode_t commMode**
- uint8_t **devicesCnt**
- **bcc_device_t device** [**BCC_DEVICE_CNT_MAX**]
- uint16_t **cellCnt** [**BCC_DEVICE_CNT_MAX**]
- bool **loopBack**
- **bcc_drv_data_t drvData**

Detailed Description

Driver configuration.

This structure contains all information needed for proper functionality of the driver, such as used communication mode, BCC device(s) configuration or internal driver data.

Field Documentation

uint16_t bcc_drv_config_t::cellCnt[BCC_DEVICE_CNT_MAX]

Number of connected cells to each BCC. [0] BCC with CID=1, [1] BCC with CID=2, etc.

bcc_mode_t bcc_drv_config_t::commMode

BCC communication mode.

bcc_device_t bcc_drv_config_t::device[BCC_DEVICE_CNT_MAX]

BCC device type of [0] BCC with CID=1, [1] BCC with CID=2, etc.

uint8_t bcc_drv_config_t::devicesCnt

Number of BCC devices. SPI mode allows one device only, TPL mode allows up to 63 devices.

bcc_drv_data_t bcc_drv_config_t::drvData

Internal driver data.

uint8_t bcc_drv_config_t::drvInstance

BCC driver instance. Passed to the external functions defined by the user.

bool bcc_drv_config_t::loopBack

Loop back mode. If False, TPL_TX_Term. (RDTX_OUT) bit is set for the last BCC device in the TPL chain. This configuration item is ignored in SPI mode.

The documentation for this struct was generated from the following file:

- bcc/**bcc.h**

bcc_drv_data_t Struct Reference

Driver internal data.

```
#include <bcc.h>
```

Data Fields

- uint16_t **cellMap** [**BCC_DEVICE_CNT_MAX**]
- uint8_t **msgCntr** [**BCC_DEVICE_CNT_MAX**+1]
- uint8_t **rxBuf** [**BCC_RX_BUF_SIZE_TPL**]

Detailed Description

Driver internal data.

Note that it is initialized in BCC_Init function by the driver and the user mustn't change it at any time.

Field Documentation

uint16_t bcc_drv_data_t::cellMap[BCC_DEVICE_CNT_MAX]

Bit map of used cells of each BCC device.

uint8_t bcc_drv_data_t::msgCntr[BCC_DEVICE_CNT_MAX+1]

Last received value of Message counter (values 0-15). MsgCntr[0] contains Message counter of CID=0.

uint8_t bcc_drv_data_t::rxBuf[BCC_RX_BUF_SIZE_TPL]

Buffer for receiving data in TPL mode.

The documentation for this struct was generated from the following file:

- bcc/**bcc.h**

File Documentation

bcc/bcc.c File Reference

`#include "bcc_communication.h"`

Macros

- #define **BCC_T_VPWR_READY_MS** 5U
  Time after VPWR connection for the IC to be ready for initialization (t_VPWR(READY), max.) in [ms].
- #define **BCC_T_RESETFLT_US** 100U
  RESET de-glitch filter (t_RESETFLT, typ.) in [us].
- #define **BCC_CSB_WU_FLT_US** 80U
  CSB wake-up de-glitch filter, low to high transition (CSB_WU_FLT, max.) in [us]. MC33771C: Max 80 us MC33772C: Max 65 us.
- #define **BCC_T_WAKE_UP_US** 440U
  Power up duration (t_WAKE-UP, max.) in [us].
- #define **BCC_WAKE_PULSE_US** 25U
  CSB_TX LOW period in CSB_TX wake-up pulse sequence in [us].
- #define **BCC_T_WAKE_DELAY_US** 600U
  Time between wake pulses (t_WAKE_DELAY, typ.) in [us].
- #define **BCC_T_WU_WAIT_US** 750U
  Time the MCU shall wait after sending first wake-up message per 33771C/33772C IC (t_WU_Wait, min.) in [us].
- #define **BCC_T_INTB_PULSE_DELAY_US** 100U
  EN LOW to HIGH transition to INTB verification pulse (t_INTB_PULSE_DELAY, max.) in [us].
- #define **BCC_T_INTB_PULSE_US** 100U
  INTB verification pulse duration (t_INTB_PULSE, typ.) in [us].
- #define **BCC_T_EOC_TYP_US** 520U
  SOC to data ready (includes post processing of data, ADC_CFG[AVG]=0) (in [us]), typical value.
- #define **BCC_T_EOC_TIMEOUT_US** 650U
  Timeout for SOC to data ready (ADC_CFG[AVG]=0) (in [us]). Note: The typical value is 520 us, the maximal one 546 us.
- #define **BCC_EEPROM_READ_TIMEOUT_US** 1000
  Timeout (in [us]) for BCC device to perform a EEPROM read command via I2C (START + 2(8b + ACK) + START + 2*(8b + ACK) + STOP) and to clear EEPROM_CTRL_BUSY flag.*
- #define **BCC_EEPROM_WRITE_TIMEOUT_US** 800
  Timeout (in [us]) for BCC device to perform a EEPROM write command via I2C (START + 3(8b + ACK) + STOP) and to clear EEPROM_CTRL_BUSY flag.*
- #define **BCC_MAX_EEPROM_ADDR** 0x7FU
  Maximal address of EEPROM data.
- #define **MC33771C_MAX_FUSE_READ_ADDR** 0x1AU
  Maximal MC33771C fuse mirror address for read access.
- #define **MC33772C_MAX_FUSE_READ_ADDR** 0x12U
  Maximal MC33771C fuse mirror address for read access.
- #define **MC33771C_MAX_FUSE_WRITE_ADDR** 0x17U
  Maximal MC33771C fuse mirror address for read access.
- #define **MC33772C_MAX_FUSE_WRITE_ADDR** 0x0FU
  Maximal MC33771C fuse mirror address for read access.
- #define **MC33771C_FUSE_TR_0_OFFSET** 0x18U

Fuse address of Traceability 0 in MC33771C.

- #define **MC33771C_FUSE_TR_1_OFFSET** 0x19U
  Fuse address of Traceability 1 in MC33771C.
- #define **MC33771C_FUSE_TR_2_OFFSET** 0x1AU
  Fuse address of Traceability 2 in MC33771C.
- #define **MC33772C_FUSE_TR_0_OFFSET** 0x10U
  Fuse address of Traceability 0 in MC33772C.
- #define **MC33772C_FUSE_TR_1_OFFSET** 0x11U
  Fuse address of Traceability 1 in MC33772C.
- #define **MC33772C_FUSE_TR_2_OFFSET** 0x12U
  Fuse address of Traceability 2 in MC33772C.
- #define **BCC_FUSE_TR_0_MASK** 0xFFFFU
  Mask of Traceability 0 data.
- #define **BCC_FUSE_TR_1_MASK** 0xFFFFU
  Mask of Traceability 1 data.
- #define **BCC_FUSE_TR_2_MASK** 0x001FU
  Mask of Traceability 2 data.

Functions

- **bcc_status_t BCC_Init** (**bcc_drv_config_t** *const drvConfig)
  This function initializes the battery cell controller device(s), assigns CID and initializes internal driver data.
- **bcc_status_t BCC_SendNop** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid)
  This function sends No Operation command the to BCC device. It can be used to reset the communication timeout of the device without performing any operation.
- **bcc_status_t BCC_Sleep** (**bcc_drv_config_t** *const drvConfig)
  This function sets sleep mode to all battery cell controller devices.
- void **BCC_WakeUp** (const **bcc_drv_config_t** *const drvConfig)
  This function sets normal mode to all battery cell controller devices.
- **bcc_status_t BCC_SoftwareReset** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid)
  This function resets BCC device using software reset. It enters reset via SPI or TPL interface. In TPL, you can use BCC_CID_UNASSIG as CID parameter for software reset of all devices in the chain (global write).
- void **BCC_HardwareReset** (const **bcc_drv_config_t** *const drvConfig)
  This function resets BCC device using RESET pin.
- **bcc_status_t BCC_TPL_Enable** (const uint8_t drvInstance)
  This function enables MC33664 device (sets a normal mode). Intended for TPL mode only!
- void **BCC_TPL_Disable** (const uint8_t drvInstance)
  This function puts MC33664 device into the sleep mode. Intended for TPL mode only!
- **bcc_status_t BCC_Reg_Read** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t regAddr, const uint8_t regCnt, uint16_t *regVal)
  This function reads a value from addressed register (or desired number of registers) of selected battery cell controller device.
- **bcc_status_t BCC_Reg_Write** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t regAddr, const uint16_t regVal)
  This function writes a value to addressed register of selected battery cell controller device.
- **bcc_status_t BCC_Reg_WriteGlobal** (**bcc_drv_config_t** *const drvConfig, const uint8_t regAddr, const uint16_t regVal)
  This function writes a value to addressed register of all configured BCC devices. Intended for TPL mode only!

- **bcc_status_t BCC_Reg_Update** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t regAddr, const uint16_t regMask, const uint16_t regVal)
  This function updates content of a selected register; affects bits specified by a bit mask only.
- **bcc_status_t BCC_Meas_StartConversion** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const **bcc_avg_t** avg)
  This function starts ADC conversion in selected BCC device. It sets number of samples to be averaged and Start of Conversion bit in ADC_CFG register.
- **bcc_status_t BCC_Meas_StartConversionGlobal** (**bcc_drv_config_t** *const drvConfig, uint16_t adcCfgValue)
  This function starts ADC conversion for all devices in TPL chain. It uses a Global Write command to set ADC_CFG register. Intended for TPL mode only!
- **bcc_status_t BCC_Meas_IsConverting** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, bool *const completed)
  This function checks status of conversion defined by End of Conversion bit in ADC_CFG register.
- **bcc_status_t BCC_Meas_StartAndWait** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const **bcc_avg_t** avg)
  This function starts an on-demand conversion in selected BCC device and waits for completion.
- **bcc_status_t BCC_Meas_GetRawValues** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint16_t *const measurements)
  This function reads the measurement registers and returns raw values.
- **bcc_status_t BCC_Meas_GetCoulombCounter** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, **bcc_cc_data_t** *const cc)
  This function reads the Coulomb counter registers.
- **bcc_status_t BCC_Meas_GetIsenseVoltage** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, int32_t *const isenseVolt)
  This function reads the ISENSE measurement and converts it to [uV].
- **bcc_status_t BCC_Meas_GetStackVoltage** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint32_t *const stackVolt)
  This function reads the stack measurement and converts it to [uV].
- **bcc_status_t BCC_Meas_GetCellVoltages** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint32_t *const cellVolt)
  This function reads the cell measurements and converts them to [uV].
- **bcc_status_t BCC_Meas_GetCellVoltage** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint8_t cellIndex, uint32_t *const cellVolt)
  This function reads the voltage measurement of a selected cell and converts it to [uV].
- **bcc_status_t BCC_Meas_GetAnVoltages** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint32_t *const anVolt)
  This function reads the voltage measurement for all ANx and converts them to [uV]. Intended for ANx configured for absolute measurements only!
- **bcc_status_t BCC_Meas_GetAnVoltage** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint8_t anIndex, uint32_t *const anVolt)
  This function reads the voltage measurement of a selected ANx and converts it to [uV]. Intended for ANx configured for absolute measurements only!
- **bcc_status_t BCC_Meas_GetIcTemperature** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, **bcc_temp_unit_t** unit, int16_t *const icTemp)
  This function reads the BCC temperature and converts it to the selected unit.
- **bcc_status_t BCC_Fault_GetStatus** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint16_t *const fltStatus)
  This function reads the fault status registers of the BCC device.
- **bcc_status_t BCC_Fault_ClearStatus** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const **bcc_fault_status_t** statSel)
  This function clears selected fault status register.

- **bcc_status_t BCC_GPIO_SetMode** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t gpioSel, const **bcc_pin_mode_t** mode)
  This function sets the mode of one BCC GPIOx/ANx pin.
- **bcc_status_t BCC_GPIO_ReadPin** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t gpioSel, bool *const val)
  This function reads a value of one BCC GPIO pin.
- **bcc_status_t BCC_GPIO_SetOutput** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t gpioSel, const bool val)
  This function sets output value of one BCC GPIO pin.
- **bcc_status_t BCC_CB_Enable** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const bool enable)
  This function enables or disables the cell balancing via SYS_CFG1[CB_DRVEN] bit.
- **bcc_status_t BCC_CB_SetIndividual** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t cellIndex, const bool enable, const uint16_t timer)
  This function enables or disables cell balancing for a specified cell and sets its timer.
- **bcc_status_t BCC_CB_Pause** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const bool pause)
  This function pauses cell balancing. It can be useful during an on demand conversion. As a result more precise measurement can be done. Note that it is user obligation to re-enable cell balancing after measurement ends.
- **bcc_status_t BCC_FuseMirror_Read** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t fuseAddr, uint16_t *const value)
  This function reads a fuse mirror register of selected BCC device.
- **bcc_status_t BCC_FuseMirror_Write** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t fuseAddr, const uint16_t value)
  This function writes a fuse mirror register of selected BCC device.
- **bcc_status_t BCC_GUID_Read** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint64_t *const guid)
  This function reads an unique serial number of the BCC device from the content of mirror registers.
- **bcc_status_t BCC_EEPROM_Read** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t addr, uint8_t *const data)
  This function reads a byte from specified address of EEPROM memory connected to BCC device via I2C bus.
- **bcc_status_t BCC_EEPROM_Write** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t addr, const uint8_t data)
  This function writes a byte to specified address of EEPROM memory connected to BCC device via I2C bus.

Detailed Description

Battery cell controller SW driver for MC33771C and MC33772C v2.2.

Macro Definition Documentation

#define BCC_EEPROM_READ_TIMEOUT_US 1000

Timeout (in [us]) for BCC device to perform a EEPROM read command via I2C (START + 2*(8b + ACK) + START + 2*(8b + ACK) + STOP) and to clear EEPROM_CTRL_BUSY flag.

Note: The time measured for KIT33772CTPLEVB was around 420 us.

#define BCC_EEPROM_WRITE_TIMEOUT_US 800

Timeout (in [us]) for BCC device to perform a EEPROM write command via I2C (START + 3*(8b + ACK) + STOP) and to clear EEPROM_CTRL_BUSY flag.

Note: The time measured for KIT33772CTPLEVB was around 310 us.

bcc/bcc.h File Reference

```
#include <stdbool.h>
#include <stddef.h>
#include "bcc_utils.h"
```

Data Structures

- struct **bcc_cc_data_t**
  Coulomb counter data.
- struct **bcc_drv_data_t**
  Driver internal data.
- struct **bcc_drv_config_t**
  Driver configuration.

Macros

- #define **BCC_MSG_SIZE** 8U
  Number of consecutive bytes reserved for each SPI frame in buffers passed to BCC_MCU_Transfer functions (i.e. SPI frame alignment).*
- #define **BCC_MSG_IDX_DATA_H** 3U
  Index to Register data byte (higher byte) of SPI frame in the buffers passed to BCC_MCU_Transfer functions. Note: This byte should be the first sent to (received from) the SPI bus.*
- #define **BCC_MSG_IDX_DATA_L** 2U
  Index to Register data byte (lower byte) of SPI frame in the buffers passed to BCC_MCU_Transfer functions. Note: This byte should be the second sent to (received from) the SPI bus.*
- #define **BCC_MSG_IDX_ADDR** 1U
  Index to Register address byte of SPI frame in the buffers passed to BCC_MCU_Transfer functions. Note: This byte should be the third sent to (received from) the SPI bus.*
- #define **BCC_MSG_IDX_CID** 0U
  Index to Device address (CID) byte of SPI frame in the buffers passed to BCC_MCU_Transfer functions. Note: This byte should be the fourth sent to (received from) the SPI bus.*
- #define **BCC_MSG_IDX_CNT_CMD** 5U
  Index to Message counter and Command byte of SPI frame in the buffers passed to BCC_MCU_Transfer functions. Note: This byte should be the fifth sent to (received from) the SPI bus.*
- #define **BCC_MSG_IDX_CRC** 4U
  Index to CRC byte of SPI frame in the buffers passed to BCC_MCU_Transfer functions. Note: This byte should be the last sent to (received from) the SPI bus.*
- #define **BCC_DEVICE_CNT_MAX_SPI** 1U
  Maximal number of BCC devices in SPI mode.
- #define **BCC_DEVICE_CNT_MAX_TPL** 63U
  Maximal number of BCC devices in TPL mode.
- #define **BCC_DEVICE_CNT_MAX** **BCC_DEVICE_CNT_MAX_TPL**
  Maximal number of BCC devices.
- #define **MC33771C_MIN_CELLS** 7U
  Minimal battery cell count connected to MC33771C.
- #define **MC33771C_MAX_CELLS** 14U
  Maximal battery cell count connected to MC33771C.
- #define **MC33772C_MIN_CELLS** 3U
  Minimal battery cell count connected to MC33772C.

- #define **MC33772C_MAX_CELLS** 6U
  Maximal battery cell count connected to MC33772C.
- #define **BCC_MAX_CELLS** 14U
  Maximal battery cell count connected to any BCC device.
- #define **BCC_MAX_CELLS_DEV**(dev) ((dev == **BCC_DEVICE_MC33771C**) ? **MC33771C_MAX_CELLS** : **MC33772C_MAX_CELLS**)
  Maximal battery cell count connected to the BCC device.
- #define **BCC_MEAS_CNT** 30U
  Number of MC33771C measurement registers.
- #define **BCC_STAT_CNT** 11U
  Number of BCC status (fault) registers.
- #define **BCC_RX_LIMIT_TPL** 0x7FU
  Max. number of frames that can be read at once in TPL mode.
- #define **BCC_RX_BUF_SIZE_TPL** (**BCC_MSG_SIZE** * (**BCC_RX_LIMIT_TPL** + 1U))
  Size of buffer that is used for receiving via SPI in TPL mode.
- #define **BCC_GPIO_INPUT_CNT** 7U
  Number of GPIO/temperature sensor inputs.
- #define **BCC_IS_IN_RANGE**(val, min, max) (((val) >= (min)) && ((val) <= (max)))
- #define **BCC_IS_CELL_CONN**(drvConfig, cid, cellNo) ((drvConfig)->drvData.cellMap[(cid) - 1U] & (1U << ((cellNo) - 1U)))
  Returns a non-zero value when desired cell (cellNo) is connected to the BCC specified by CID.

Enumerations

- enum **bcc_status_t** { **BCC_STATUS_SUCCESS** = 0U, **BCC_STATUS_PARAM_RANGE** = 1U, **BCC_STATUS_SPI_FAIL** = 2U, **BCC_STATUS_COM_TIMEOUT** = 3U, **BCC_STATUS_COM_ECHO** = 4U, **BCC_STATUS_COM_CRC** = 5U, **BCC_STATUS_COM_MSG_CNT** = 6U, **BCC_STATUS_COM_NULL** = 7U, **BCC_STATUS_DIAG_FAIL** = 8U, **BCC_STATUS_EEPROM_ERROR** = 9U, **BCC_STATUS_EEPROM_PRESENT** = 10U, **BCC_STATUS_DATA_RDY** = 11U, **BCC_STATUS_TIMEOUT_START** = 12U }
- *Error codes.* enum **bcc_cid_t** { **BCC_CID_UNASSIG** = 0U, **BCC_CID_DEV1** = 1U, **BCC_CID_DEV2** = 2U, **BCC_CID_DEV3** = 3U, **BCC_CID_DEV4** = 4U, **BCC_CID_DEV5** = 5U, **BCC_CID_DEV6** = 6U, **BCC_CID_DEV7** = 7U, **BCC_CID_DEV8** = 8U, **BCC_CID_DEV9** = 9U, **BCC_CID_DEV10** = 10U, **BCC_CID_DEV11** = 11U, **BCC_CID_DEV12** = 12U, **BCC_CID_DEV13** = 13U, **BCC_CID_DEV14** = 14U, **BCC_CID_DEV15** = 15U, **BCC_CID_DEV16** = 16U, **BCC_CID_DEV17** = 17U, **BCC_CID_DEV18** = 18U, **BCC_CID_DEV19** = 19U, **BCC_CID_DEV20** = 20U, **BCC_CID_DEV21** = 21U, **BCC_CID_DEV22** = 22U, **BCC_CID_DEV23** = 23U, **BCC_CID_DEV24** = 24U, **BCC_CID_DEV25** = 25U, **BCC_CID_DEV26** = 26U, **BCC_CID_DEV27** = 27U, **BCC_CID_DEV28** = 28U, **BCC_CID_DEV29** = 29U, **BCC_CID_DEV30** = 30U, **BCC_CID_DEV31** = 31U, **BCC_CID_DEV32** = 32U, **BCC_CID_DEV33** = 33U, **BCC_CID_DEV34** = 34U, **BCC_CID_DEV35** = 35U, **BCC_CID_DEV36** = 36U, **BCC_CID_DEV37** = 37U, **BCC_CID_DEV38** = 38U, **BCC_CID_DEV39** = 39U, **BCC_CID_DEV40** = 40U, **BCC_CID_DEV41** = 41U, **BCC_CID_DEV42** = 42U, **BCC_CID_DEV43** = 43U, **BCC_CID_DEV44** = 44U, **BCC_CID_DEV45** = 45U, **BCC_CID_DEV46** = 46U, **BCC_CID_DEV47** = 47U, **BCC_CID_DEV48** = 48U, **BCC_CID_DEV49** = 49U, **BCC_CID_DEV50** = 50U, **BCC_CID_DEV51** = 51U, **BCC_CID_DEV52** = 52U, **BCC_CID_DEV53** = 53U, **BCC_CID_DEV54** = 54U, **BCC_CID_DEV55** = 55U, **BCC_CID_DEV56** = 56U, **BCC_CID_DEV57** = 57U, **BCC_CID_DEV58** = 58U, **BCC_CID_DEV59** = 59U, **BCC_CID_DEV60** = 60U, **BCC_CID_DEV61** = 61U, **BCC_CID_DEV62** = 62U, **BCC_CID_DEV63** = 63U }
- *Cluster Identification Address.* enum **bcc_mode_t** { **BCC_MODE_SPI** = 0U, **BCC_MODE_TPL** = 1U }

- *BCC communication mode.* enum **bcc_device_t** { **BCC_DEVICE_MC33771C** = 0U, **BCC_DEVICE_MC33772C** = 1U }
- *BCC device.* enum **bcc_measurements_t** { **BCC_MSR_CC_NB_SAMPLES** = 0U, **BCC_MSR_COULOMB_CNT1** = 1U, **BCC_MSR_COULOMB_CNT2** = 2U, **BCC_MSR_ISENSE1** = 3U, **BCC_MSR_ISENSE2** = 4U, **BCC_MSR_STACK_VOLT** = 5U, **BCC_MSR_CELL_VOLT14** = 6U, **BCC_MSR_CELL_VOLT13** = 7U, **BCC_MSR_CELL_VOLT12** = 8U, **BCC_MSR_CELL_VOLT11** = 9U, **BCC_MSR_CELL_VOLT10** = 10U, **BCC_MSR_CELL_VOLT9** = 11U, **BCC_MSR_CELL_VOLT8** = 12U, **BCC_MSR_CELL_VOLT7** = 13U, **BCC_MSR_CELL_VOLT6** = 14U, **BCC_MSR_CELL_VOLT5** = 15U, **BCC_MSR_CELL_VOLT4** = 16U, **BCC_MSR_CELL_VOLT3** = 17U, **BCC_MSR_CELL_VOLT2** = 18U, **BCC_MSR_CELL_VOLT1** = 19U, **BCC_MSR_AN6** = 20U, **BCC_MSR_AN5** = 21U, **BCC_MSR_AN4** = 22U, **BCC_MSR_AN3** = 23U, **BCC_MSR_AN2** = 24U, **BCC_MSR_AN1** = 25U, **BCC_MSR_AN0** = 26U, **BCC_MSR_ICTEMP** = 27U, **BCC_MSR_VBGADC1A** = 28U, **BCC_MSR_VBGADC1B** = 29U }
- *Measurements provided by battery cell controller.* enum **bcc_avg_t** { **BCC_AVG_1** = MC33771C_ADC_CFG_AVG_NO_AVERAGING_ENUM_VAL, **BCC_AVG_2** = MC33771C_ADC_CFG_AVG_2_SAMPLES_ENUM_VAL, **BCC_AVG_4** = MC33771C_ADC_CFG_AVG_4_SAMPLES_ENUM_VAL, **BCC_AVG_8** = MC33771C_ADC_CFG_AVG_8_SAMPLES_ENUM_VAL, **BCC_AVG_16** = MC33771C_ADC_CFG_AVG_16_SAMPLES_ENUM_VAL, **BCC_AVG_32** = MC33771C_ADC_CFG_AVG_32_SAMPLES_ENUM_VAL, **BCC_AVG_64** = MC33771C_ADC_CFG_AVG_64_SAMPLES_ENUM_VAL, **BCC_AVG_128** = MC33771C_ADC_CFG_AVG_128_SAMPLES_ENUM_VAL, **BCC_AVG_256** = MC33771C_ADC_CFG_AVG_256_SAMPLES_ENUM_VAL }
- *Number of samples to be averaged in the conversion request.* enum **bcc_fault_status_t** { **BCC_FS_CELL_OV** = 0U, **BCC_FS_CELL_UV** = 1U, **BCC_FS_CB_OPEN** = 2U, **BCC_FS_CB_SHORT** = 3U, **BCC_FS_GPIO_STATUS** = 4U, **BCC_FS_AN_OT_UT** = 5U, **BCC_FS_GPIO_SHORT** = 6U, **BCC_FS_COMM** = 7U, **BCC_FS_FAULT1** = 8U, **BCC_FS_FAULT2** = 9U, **BCC_FS_FAULT3** = 10U }
- *Status provided by battery cell controller.* enum **bcc_pin_mode_t** { **BCC_PIN_ANALOG_IN_RATIO** = 0U, **BCC_PIN_ANALOG_IN_ABS** = 1U, **BCC_PIN_DIGITAL_IN** = 2U, **BCC_PIN_DIGITAL_OUT** = 3U, **BCC_PIN_WAKE_UP_IN** = 4U, **BCC_PIN_CONVERT_TR_IN** = 5U }
- *Mode of a GPIOx/ANx pin.* enum **bcc_temp_unit_t** { **BCC_TEMP_KELVIN** = 0U, **BCC_TEMP_CELSIUS** = 1U, **BCC_TEMP_FAHRENHEIT** = 2U }

Unit of the result from BCC_Meas_GetIcTemperature function.

Functions

- **bcc_status_t BCC_Init** (**bcc_drv_config_t** *const drvConfig)
  This function initializes the battery cell controller device(s), assigns CID and initializes internal driver data.
- **bcc_status_t BCC_SendNop** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid)
  This function sends No Operation command the to BCC device. It can be used to reset the communication timeout of the device without performing any operation.
- **bcc_status_t BCC_Sleep** (**bcc_drv_config_t** *const drvConfig)
  This function sets sleep mode to all battery cell controller devices.
- void **BCC_WakeUp** (const **bcc_drv_config_t** *const drvConfig)
  This function sets normal mode to all battery cell controller devices.
- **bcc_status_t BCC_SoftwareReset** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid)
  This function resets BCC device using software reset. It enters reset via SPI or TPL interface. In TPL, you can use BCC_CID_UNASSIG as CID parameter for software reset of all devices in the chain (global write).
- void **BCC_HardwareReset** (const **bcc_drv_config_t** *const drvConfig)
  This function resets BCC device using RESET pin.

- **bcc_status_t BCC_TPL_Enable** (const uint8_t drvInstance)
  This function enables MC33664 device (sets a normal mode). Intended for TPL mode only!
- void **BCC_TPL_Disable** (const uint8_t drvInstance)
  This function puts MC33664 device into the sleep mode. Intended for TPL mode only!
- **bcc_status_t BCC_Reg_Read** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t regAddr, const uint8_t regCnt, uint16_t *regVal)
  This function reads a value from addressed register (or desired number of registers) of selected battery cell controller device.
- **bcc_status_t BCC_Reg_Write** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t regAddr, const uint16_t regVal)
  This function writes a value to addressed register of selected battery cell controller device.
- **bcc_status_t BCC_Reg_WriteGlobal** (**bcc_drv_config_t** *const drvConfig, const uint8_t regAddr, const uint16_t regVal)
  This function writes a value to addressed register of all configured BCC devices. Intended for TPL mode only!
- **bcc_status_t BCC_Reg_Update** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t regAddr, const uint16_t regMask, const uint16_t regVal)
  This function updates content of a selected register; affects bits specified by a bit mask only.
- **bcc_status_t BCC_Meas_StartConversion** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const **bcc_avg_t** avg)
  This function starts ADC conversion in selected BCC device. It sets number of samples to be averaged and Start of Conversion bit in ADC_CFG register.
- **bcc_status_t BCC_Meas_StartConversionGlobal** (**bcc_drv_config_t** *const drvConfig, uint16_t adcCfgValue)
  This function starts ADC conversion for all devices in TPL chain. It uses a Global Write command to set ADC_CFG register. Intended for TPL mode only!
- **bcc_status_t BCC_Meas_IsConverting** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, bool *const completed)
  This function checks status of conversion defined by End of Conversion bit in ADC_CFG register.
- **bcc_status_t BCC_Meas_StartAndWait** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const **bcc_avg_t** avg)
  This function starts an on-demand conversion in selected BCC device and waits for completion.
- **bcc_status_t BCC_Meas_GetRawValues** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint16_t *const measurements)
  This function reads the measurement registers and returns raw values.
- **bcc_status_t BCC_Meas_GetCoulombCounter** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, **bcc_cc_data_t** *const cc)
  This function reads the Coulomb counter registers.
- **bcc_status_t BCC_Meas_GetIsenseVoltage** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, int32_t *const isenseVolt)
  This function reads the ISENSE measurement and converts it to [uV].
- **bcc_status_t BCC_Meas_GetStackVoltage** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint32_t *const stackVolt)
  This function reads the stack measurement and converts it to [uV].
- **bcc_status_t BCC_Meas_GetCellVoltages** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint32_t *const cellVolt)
  This function reads the cell measurements and converts them to [uV].
- **bcc_status_t BCC_Meas_GetCellVoltage** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint8_t cellIndex, uint32_t *const cellVolt)
  This function reads the voltage measurement of a selected cell and converts it to [uV].
- **bcc_status_t BCC_Meas_GetAnVoltages** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint32_t *const anVolt)

This function reads the voltage measurement for all ANx and converts them to [uV]. Intended for ANx configured for absolute measurements only!

- **bcc_status_t BCC_Meas_GetAnVoltage** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint8_t anIndex, uint32_t *const anVolt)

  This function reads the voltage measurement of a selected ANx and converts it to [uV]. Intended for ANx configured for absolute measurements only!

- **bcc_status_t BCC_Meas_GetIcTemperature** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, **bcc_temp_unit_t** unit, int16_t *const icTemp)

  This function reads the BCC temperature and converts it to the selected unit.

- **bcc_status_t BCC_Fault_GetStatus** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint16_t *const fltStatus)

  This function reads the fault status registers of the BCC device.

- **bcc_status_t BCC_Fault_ClearStatus** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const **bcc_fault_status_t** statSel)

  This function clears selected fault status register.

- **bcc_status_t BCC_GPIO_SetMode** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t gpioSel, const **bcc_pin_mode_t** mode)

  This function sets the mode of one BCC GPIOx/ANx pin.

- **bcc_status_t BCC_GPIO_ReadPin** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t gpioSel, bool *const val)

  This function reads a value of one BCC GPIO pin.

- **bcc_status_t BCC_GPIO_SetOutput** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t gpioSel, const bool val)

  This function sets output value of one BCC GPIO pin.

- **bcc_status_t BCC_CB_Enable** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const bool enable)

  This function enables or disables the cell balancing via SYS_CFG1[CB_DRVEN] bit.

- **bcc_status_t BCC_CB_SetIndividual** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t cellIndex, const bool enable, const uint16_t timer)

  This function enables or disables cell balancing for a specified cell and sets its timer.

- **bcc_status_t BCC_CB_Pause** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const bool pause)

  This function pauses cell balancing. It can be useful during an on demand conversion. As a result more precise measurement can be done. Note that it is user obligation to re-enable cell balancing after measurement ends.

- **bcc_status_t BCC_FuseMirror_Read** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t fuseAddr, uint16_t *const value)

  This function reads a fuse mirror register of selected BCC device.

- **bcc_status_t BCC_FuseMirror_Write** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t fuseAddr, const uint16_t value)

  This function writes a fuse mirror register of selected BCC device.

- **bcc_status_t BCC_GUID_Read** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint64_t *const guid)

  This function reads an unique serial number of the BCC device from the content of mirror registers.

- **bcc_status_t BCC_EEPROM_Read** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t addr, uint8_t *const data)

  This function reads a byte from specified address of EEPROM memory connected to BCC device via I2C bus.

- **bcc_status_t BCC_EEPROM_Write** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t addr, const uint8_t data)

  This function writes a byte to specified address of EEPROM memory connected to BCC device via I2C bus.

- void **BCC_MCU_WaitUs** (uint32_t delay)
  Waits for specified amount of microseconds. This function needs to be implemented for specified MCU by the user.
- void **BCC_MCU_WaitMs** (uint16_t delay)
  Waits for specified amount of milliseconds. This function needs to be implemented for specified MCU by the user.
- **bcc_status_t BCC_MCU_StartTimeout** (uint32_t timeoutUs)
  Starts a non-blocking timeout mechanism. After expiration of the time passed as a parameter, function BCC_MCU_TimeoutExpired should signalize an expired timeout. This function needs to be implemented for specified MCU by the user.
- bool **BCC_MCU_TimeoutExpired** (void)
  Returns state of the timeout mechanism started by the function BCC_MCU_StartTimeout. This function needs to be implemented for specified MCU by the user.
- void **BCC_MCU_Assert** (const bool x)
  User implementation of assert.
- **bcc_status_t BCC_MCU_TransferSpi** (const uint8_t drvInstance, uint8_t txBuf[], uint8_t rxBuf[])
  This function performs one 48b transfer via SPI bus. Intended for SPI mode only. This function needs to be implemented for specified MCU by the user.
- **bcc_status_t BCC_MCU_TransferTpl** (const uint8_t drvInstance, uint8_t txBuf[], uint8_t rxBuf[], const uint16_t recvTrCnt)
  This function sends and receives data to MC33664 via TX and RX SPI buses. Intended for TPL mode only. This function needs to be implemented for specified MCU by the user.
- void **BCC_MCU_WriteCsbPin** (const uint8_t drvInstance, const uint8_t value)
  Writes logic 0 or 1 to the CSB (SPI mode) or CSB_TX pin (TPL mode). This function needs to be implemented by the user.
- void **BCC_MCU_WriteRstPin** (const uint8_t drvInstance, const uint8_t value)
  Writes logic 0 or 1 to the RESET pin. This function needs to be implemented by the user. If no RESET pin is used, keep the function body empty.
- void **BCC_MCU_WriteEnPin** (const uint8_t drvInstance, const uint8_t value)
  Writes logic 0 or 1 to the EN pin of MC33664. This function is called only in the TPL mode and it needs to be implemented by the user.
- uint32_t **BCC_MCU_ReadIntbPin** (const uint8_t drvInstance)
  Reads logic value of INTB pin of MC33664. This function is called only in the TPL mode and it needs to be implemented by the user.

Detailed Description

Battery cell controller SW driver for MC33771C and MC33772C v2.2.

Macro Definition Documentation

#define BCC_IS_CELL_CONN(drvConfig, cid, cellNo) ((drvConfig)->drvData.cellMap[(cid) - 1U] & (1U << ((cellNo) - 1U)))

Returns a non-zero value when desired cell (cellNo) is connected to the BCC specified by CID.

Parameters:

drvConfig	Pointer to driver instance configuration.
cid	Cluster Identification Address of the BCC device.

cellNo	Cell number (range is {1, ..., 14} for MC33771C and {1, ..., 6} for MC33772C).

Returns:

Non-zero value if cell is connected, zero otherwise.

#define BCC_IS_IN_RANGE(val, min, max) (((val) >= (min)) && ((val) <= (max)))

Returns True if value VAL is in the range defined by MIN and MAX values (range includes the border values).

Parameters:

val	Comparison value.
min	Minimal value of the range.
max	Maximal value of the range.

Returns:

True if value is the range. False otherwise.

#define BCC_MAX_CELLS_DEV(dev) ((dev == BCC_DEVICE_MC33771C) ? MC33771C_MAX_CELLS : MC33772C_MAX_CELLS)

Maximal battery cell count connected to the BCC device.

Parameters:

dev	BCC device type.

#define BCC_MEAS_CNT 30U

Number of MC33771C measurement registers.

Note MC33772C contains 22 measurement registers. For compliance with bcc_measurements_t indexes, BCC_Meas_GetRawValues function requires 30 x uint16_t array for both BCC devices.

bcc/bcc_communication.c File Reference

`#include "bcc_communication.h"`

Macros

- #define **BCC_CRC_TBL_SIZE** 256U
  Size of CRC table.
- #define **BCC_CMD_NOOP** 0x00U
  No operation command.
- #define **BCC_CMD_READ** 0x01U
  Read command.
- #define **BCC_CMD_WRITE** 0x02U
  Write command.
- #define **BCC_CMD_GLOB_WRITE** 0x03U
  Global write command.
- #define **BCC_GET_MSG_DATA**(msg)
  Returns data field of the communication frame.
- #define **BCC_MSG_ADDR_MASK** 0x7FU
  Mask for address field of frame.
- #define **BCC_MSG_MSG_CNT_MASK** 0xF0U
  Mask of the message counter bit field within the BCC_MSG_IDX_CNT_CMD byte.
- #define **BCC_MSG_MSG_CNT_SHIFT** 4U
  Shift of the message counter bit field within the BCC_MSG_IDX_CNT_CMD byte.
- #define **BCC_INC_MSG_CNTR**(msgCntr) (((msgCntr) + 1U) & 0x0FU)
  Increments message counter value and executes modulo 16.
- #define **BCC_IS_NULL_RESP**(resp)
  Returns true if all bit fields except Message counter and CRC field are zero.
- #define **BCC_MAX_REG_ADDR** 0x7FU
  Address of the last register.

Functions

- **bcc_status_t BCC_Reg_ReadTpl** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t regAddr, const uint8_t regCnt, uint16_t *regVal)
  This function reads desired number of registers of the BCC device. Intended for TPL mode only.
- **bcc_status_t BCC_Reg_ReadSpi** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint8_t regAddr, const uint8_t regCnt, uint16_t *regVal)
  This function reads desired number of registers of the BCC device. Intended for SPI mode only.
- **bcc_status_t BCC_Reg_WriteTpl** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t regAddr, const uint16_t regVal)
  This function writes a value to addressed register of the BCC device. Intended for TPL mode only.
- **bcc_status_t BCC_Reg_WriteSpi** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t regAddr, const uint16_t regVal)
  This function writes a value to addressed register of the BCC device. Intended for SPI mode only.
- **bcc_status_t BCC_Reg_WriteGlobalTpl** (**bcc_drv_config_t** *const drvConfig, const uint8_t regAddr, const uint16_t regVal)
  This function writes a value to addressed register of all configured BCC devices in the chain. Intended for TPL mode only.
- **bcc_status_t BCC_SendNopTpl** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid)
  This function sends a No Operation command to the BCC device. Intended for TPL mode only.
- **bcc_status_t BCC_SendNopSpi** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid)

This function sends a No Operation command to the BCC device. Intended for SPI mode only.

Detailed Description

This file implements the basic low-level functions for both SPI and TPL communication with MC33771C and MC33772C BCC devices.

Macro Definition Documentation

#define BCC_CMD_NOOP 0x00U

No operation command.

BCC Commands.

#define BCC_GET_MSG_DATA(msg)

```
Value:(((uint16_t)*((msg) + BCC_MSG_IDX_DATA_H) << 8U) | \
      (uint16_t)*((msg) + BCC_MSG_IDX_DATA_L))
```

Returns data field of the communication frame.

Parameters:

msg	Pointer to the frame.

Returns:

Data field.

#define BCC_INC_MSG_CNTR(msgCntr) (((msgCntr) + 1U) & 0x0FU)

Increments message counter value and executes modulo 16.

Parameters:

msgCntr	Message counter to be incremented.

Returns:

Incremented value.

#define BCC_IS_NULL_RESP(resp)

```
Value:(((resp)[BCC_MSG_IDX_DATA_H] == 0U) && \
      ((resp)[BCC_MSG_IDX_DATA_L] == 0U) && \
      ((resp)[BCC_MSG_IDX_ADDR] == 0U) && \
      ((resp)[BCC_MSG_IDX_CID] == 0U) && \
      (((resp)[BCC_MSG_IDX_CNT_CMD] & (~BCC_MSG_MSG_CNT_MASK)) == 0U))
```

Returns true if all bit fields except Message counter and CRC field are zero.

Parameters:

resp	Response message to be checked.

Returns:

True when the response is zero (except CRC and MSG_CNTR), false otherwise.

bcc/bcc_communication.h File Reference

```
#include "bcc.h"
```

Functions

- **bcc_status_t BCC_Reg_ReadTpl** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t regAddr, const uint8_t regCnt, uint16_t *regVal)
  This function reads desired number of registers of the BCC device. Intended for TPL mode only.
- **bcc_status_t BCC_Reg_ReadSpi** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, uint8_t regAddr, const uint8_t regCnt, uint16_t *regVal)
  This function reads desired number of registers of the BCC device. Intended for SPI mode only.
- **bcc_status_t BCC_Reg_WriteTpl** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t regAddr, const uint16_t regVal)
  This function writes a value to addressed register of the BCC device. Intended for TPL mode only.
- **bcc_status_t BCC_Reg_WriteSpi** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid, const uint8_t regAddr, const uint16_t regVal)
  This function writes a value to addressed register of the BCC device. Intended for SPI mode only.
- **bcc_status_t BCC_Reg_WriteGlobalTpl** (**bcc_drv_config_t** *const drvConfig, const uint8_t regAddr, const uint16_t regVal)
  This function writes a value to addressed register of all configured BCC devices in the chain. Intended for TPL mode only.
- **bcc_status_t BCC_SendNopTpl** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid)
  This function sends a No Operation command to the BCC device. Intended for TPL mode only.
- **bcc_status_t BCC_SendNopSpi** (**bcc_drv_config_t** *const drvConfig, const **bcc_cid_t** cid)
  This function sends a No Operation command to the BCC device. Intended for SPI mode only.

Detailed Description

This file provides access to the basic low-level functions for both TPL and SPI communication with MC33771C and MC33772C BCC devices.

bcc/bcc_utils.h File Reference

```
#include "MC33771C.h"
#include "MC33772C.h"
```

Macros

- #define **BCC_GET_COULOMB_CNT**(coulombCnt1, coulombCnt2)
  Returns a 32 bit signed value of Coulomb counter composed from values of registers COULOMB_CNT1 (higher part) and COULOMB_CNT2 (lower part).
- #define **BCC_GET_ISENSE_RAW**(measISense1, measISense2)
  Returns a raw value of ISENSE measurement composed from values of registers MEAS_ISENSE1 and MEAS_ISENSE2.
- #define **BCC_GET_ISENSE_RAW_SIGN**(iSenseRaw) ((int32_t)(((iSenseRaw) & 0x040000U) ? ((iSenseRaw) | 0xFFF80000U) : (iSenseRaw)))
  Performed a sign extension on the raw value of ISENSE measurement (result of macro BCC_GET_ISENSE_RAW). Returns a signed 32 bit value.
- #define **BCC_GET_ISENSE_VOLT**(iSense1, iSense2) ((**BCC_GET_ISENSE_RAW_SIGN**(**BCC_GET_ISENSE_RAW**(iSense1, iSense2)) * 6) / 10)
  This macro calculates ISENSE value (in [uV]) from the content of MEAS_ISENSE1 and MEAS_ISENSE2 registers.
- #define **BCC_GET_ISENSE_AMP**(rShunt, iSense1, iSense2)
  This macro calculates the measured current (in [mA]) from the SHUNT resistance and from the content of MEAS_ISENSE1 and MEAS_ISENSE2 registers.
- #define **BCC_GET_MEAS_RAW**(reg) ((reg) & MC33771C_MEAS_STACK_MEAS_STACK_MASK)
  Masks a register value and returns a raw measured value.
- #define **BCC_GET_STACK_VOLT**(reg) ((uint32_t)**BCC_GET_MEAS_RAW**(reg) * 24414U / 10U)
  Converts a value of the MEAS_STACK register to [uV].
- #define **BCC_GET_VOLT**(reg) (((uint32_t)**BCC_GET_MEAS_RAW**(reg) * 78125U) >> 9)
  Converts a value of MEAS_CELLx, MEAS_ANx (absolute measurement), MEAS_VBG_DIAG_ADC1x registers to [uV].
- #define **MC33771C_GET_AN_RATIO_VOLT**(reg, vCom) (((((uint32_t)**BCC_GET_MEAS_RAW**(reg) * 3922U) / 251U) * (vCom)) >> 9)
  Converts a value of MEAS_ANx (ratiometric measurement) MC33771C registers to [uV].
- #define **MC33772C_GET_AN_RATIO_VOLT**(reg, vCom) (((((uint32_t)**BCC_GET_MEAS_RAW**(reg) * 39422U) / 2523U) * (vCom)) >> 9)
  Converts a value of MEAS_ANx (ratiometric measurement) MC33771C registers to [uV].
- #define **BCC_GET_IC_TEMP_K**(reg) ((int16_t)((((int32_t)(**BCC_GET_MEAS_RAW**(reg))) * 32) / 100))
  Converts a value of the MEAS_IC_TEMP register to [K].
- #define **BCC_GET_IC_TEMP_C**(reg) ((int16_t)((((int32_t)(**BCC_GET_MEAS_RAW**(reg))) * 32 - 273150) / 100))
  Converts a value of the MEAS_IC_TEMP register to [°C].
- #define **BCC_GET_IC_TEMP_F**(reg) ((int16_t)((((int32_t)(**BCC_GET_MEAS_RAW**(reg))) * 288 - 2298350) / 500))
  Converts a value of the MEAS_IC_TEMP register to [°F].
- #define **BCC_GET_TH_COULOMB_CNT_MSB**(threshold) ((uint16_t)((threshold) >> 16U))
  Extracts a value from Over Coulomb counting threshold to be placed in the TH_COULOMB_CNT_MSB register.

- #define **BCC_GET_TH_COULOMB_CNT_LSB**(threshold) ((uint16_t)((threshold) && 0xFFFF))
  Extracts a value from Over Coulomb counting threshold to be placed in the TH_COULOMB_CNT_LSB register.
- #define **BCC_GET_TH_ISENSE_OC**(threshold) (((((threshold) * 5U) / 6U) > 0xFFFU) ? 0xFFFU : (((threshold) * 5U) / 6U))
  Converts an overcurrent threshold voltage (in sleep mode) to a raw value to be placed in the TH_ISENSE_OC register.
- #define **BCC_GET_TH_CTX**(threshold) (uint16_t)(((((threshold) * 10U) / 195U) > 0xFF) ? 0xFF : (((threshold) * 10U) / 195U))
  Converts a cell terminal OV/UV threshold voltage to a raw value to be placed in appropriate bit fields of TH_ALL_CT and TH_CTx registers.
- #define **BCC_GET_TH_ANX**(threshold)
  Converts an analog input OV/UV (UT/OT) threshold voltage to a raw value to be placed in TH_ANx_OT and TH_ANx_UT registers.
- #define **BCC_GET_ADC2_OFFSET**(offset)
  Converts ADC2 offset value from [uV] to a raw value with 0.6 uV resolution to be placed to ADC2_OFFSET_COMP bit-field of ADC2_OFFSET_COMP register.

Detailed Description

Macros for conversion of measurement results, voltage thresholds and other configurations for MC33771C and MC33772C.

Macro Definition Documentation

#define BCC_GET_ADC2_OFFSET(offset)

```
Value:((uint16_t) ((((((int16_t)(offset)) * 10) / 6) > 127) ? 127 :      \
              ((((((int16_t)(offset)) * 10) / 6) < -128) ? -128 :   \
               ((((int16_t)(offset)) * 10) / 6))))
```

Converts ADC2 offset value from [uV] to a raw value with 0.6 uV resolution to be placed to ADC2_OFFSET_COMP bit-field of ADC2_OFFSET_COMP register.

Parameters:

offset	Offset value in [uV] as 2's complement in int16_t.

#define BCC_GET_COULOMB_CNT(coulombCnt1, coulombCnt2)

```
Value:((int32_t)(((uint32_t)((coulombCnt1) &
MC33771C_TH_COULOMB_CNT_MSB_TH_COULOMB_CNT_MSB_MASK) << 16U) | \
           ((uint32_t)(coulombCnt2) &
MC33771C_TH_COULOMB_CNT_LSB_TH_COULOMB_CNT_LSB_MASK)))
```

Returns a 32 bit signed value of Coulomb counter composed from values of registers COULOMB_CNT1 (higher part) and COULOMB_CNT2 (lower part).

Parameters:

coulombCnt1	Content of register COULOMB_CNT1.
coulombCnt2	Content of register COULOMB_CNT2.

#define BCC_GET_IC_TEMP_C(reg) ((int16_t)((((int32_t)(BCC_GET_MEAS_RAW(reg))) * 32 - 273150) / 100))

Converts a value of the MEAS_IC_TEMP register to [°C].

Resolution of the MEAS_IC_TEMP register is 0.032 Kelvin/LSB.

Parameters:

reg	Value of the MEAS_IC_TEMP register.

Returns:

Converted value in [°C] multiplied by 10 (i.e. resolution of 0.1 °C); int32_t type.

#define BCC_GET_IC_TEMP_F(reg) ((int16_t)((((int32_t)(BCC_GET_MEAS_RAW(reg))) * 288 - 2298350) / 500))

Converts a value of the MEAS_IC_TEMP register to [°F].

Resolution of the MEAS_IC_TEMP register is 0.032 Kelvin/LSB.

Parameters:

reg	Value of the MEAS_IC_TEMP register.

Returns:

Converted value in [°F] multiplied by 10 (i.e. resolution of 0.1 °F); int32_t type.

#define BCC_GET_IC_TEMP_K(reg) ((int16_t)((((int32_t)(BCC_GET_MEAS_RAW(reg))) * 32) / 100))

Converts a value of the MEAS_IC_TEMP register to [K].

Resolution of the MEAS_IC_TEMP register is 0.032 Kelvin/LSB.

Parameters:

reg	Value of the MEAS_IC_TEMP register.

Returns:

Converted value in [K] multiplied by 10 (i.e. resolution of 0.1 K); int32_t type.

#define BCC_GET_ISENSE_AMP(rShunt, iSense1, iSense2)

```
Value:( \
   (BCC_GET_ISENSE_RAW_SIGN(BCC_GET_ISENSE_RAW(iSense1, iSense2)) * 600) /
(int32_t)(rShunt) \
)
```

This macro calculates the measured current (in [mA]) from the SHUNT resistance and from the content of MEAS_ISENSE1 and MEAS_ISENSE2 registers.

Resolution of the measurement is (600/R_SHUNT) mA/LSB when R_SHUNT in [uOhm].

Parameters:

rShunt	Resistance of Shunt resistor (in [uOhm]).
iSense1	Content of register MEAS_ISENSE1.
iSense2	Content of register MEAS_ISENSE2.

Returns:

ISENSE current in [mA]; int32_t type.

#define BCC_GET_ISENSE_RAW(measISense1, measISense2)

```
Value:((((uint32_t)(measISense1) & MC33771C_MEAS_ISENSE1_MEAS_I_MSB_MASK) << 4U) | \
      ((uint32_t)(measISense2) & MC33771C_MEAS_ISENSE2_MEAS_I_LSB_MASK))
```

Returns a raw value of ISENSE measurement composed from values of registers MEAS_ISENSE1 and MEAS_ISENSE2.

Parameters:

measISense1	Content of register MEAS_ISENSE1.

measISense2	Content of register MEAS_ISENSE2.

#define BCC_GET_ISENSE_RAW_SIGN(iSenseRaw) ((int32_t)(((iSenseRaw) & 0x040000U) ? ((iSenseRaw) | 0xFFF80000U) : (iSenseRaw)))

Performed a sign extension on the raw value of ISENSE measurement (result of macro BCC_GET_ISENSE_RAW). Returns a signed 32 bit value.

Parameters:

iSenseRaw	Raw value of measured current (result of BCC_GET_ISENSE_RAW macro).

#define BCC_GET_ISENSE_VOLT(iSense1, iSense2) ((BCC_GET_ISENSE_RAW_SIGN(BCC_GET_ISENSE_RAW(iSense1, iSense2)) * 6) / 10)

This macro calculates ISENSE value (in [uV]) from the content of MEAS_ISENSE1 and MEAS_ISENSE2 registers.

Resolution of the measurement is 0.6 uV/LSB (V2RES).

Note: V_IND (ISENSE+/ISENSE- Differential Input Voltage Range) is between -150 mV and 150 mV (see datasheet).

Parameters:

iSense1	Content of register MEAS_ISENSE1.
iSense2	Content of register MEAS_ISENSE2.

Returns:

ISENSE voltage in [uV]; int32_t type.

#define BCC_GET_MEAS_RAW(reg) ((reg) & MC33771C_MEAS_STACK_MEAS_STACK_MASK)

Masks a register value and returns a raw measured value.

This macro can be used only for MEAS_STACK, MEAS_CELLx, MEAS_ANx, MEAS_VBG_DIAG_ADC1x and MEAS_IC_TEMP registers!

Parameters:

reg	Value from a measurement register (MEAS_STACK, MEAS_CELLx, MEAS_ANx, MEAS_IC_TEMP or MEAS_VBG_DIAG_ADC1x).

#define BCC_GET_STACK_VOLT(reg) ((uint32_t)BCC_GET_MEAS_RAW(reg) * 24414U / 10U)

Converts a value of the MEAS_STACK register to [uV].

Resolution of the register is 2.4414 mV/LSB. Result is in the range of 0 and 80 000 000 uV.

Parameters:

reg	Value of the MEAS_STACK register.

Returns:

Converted value in [uV]; uint32_t type.

#define BCC_GET_TH_ANX(threshold)

```
Value:(uint16_t)((((((uint32_t)(threshold)) * 100U) / 488U) > 0x3FFU) ?  \
          0x3FFU : ((((uint32_t)(threshold)) * 100U) / 488U))
```

Converts an analog input OV/UV (UT/OT) threshold voltage to a raw value to be placed in TH_ANx_OT and TH_ANx_UT registers.

Parameters:

threshold	Threshold value in [mV].

#define BCC_GET_TH_COULOMB_CNT_LSB(threshold) ((uint16_t)((threshold) && 0xFFFF))

Extracts a value from Over Coulomb counting threshold to be placed in the TH_COULOMB_CNT_LSB register.

Parameters:

threshold	Threshold value (signed two's complement, with V_2RES resolution).

#define BCC_GET_TH_COULOMB_CNT_MSB(threshold) ((uint16_t)((threshold) >> 16U))

Extracts a value from Over Coulomb counting threshold to be placed in the TH_COULOMB_CNT_MSB register.

Parameters:

threshold	Threshold value (signed two's complement, with V_2RES resolution).

#define BCC_GET_TH_CTX(threshold) (uint16_t)(((((threshold) * 10U) / 195U) > 0xFF) ? 0xFF : (((threshold) * 10U) / 195U))

Converts a cell terminal OV/UV threshold voltage to a raw value to be placed in appropriate bit fields of TH_ALL_CT and TH_CTx registers.

Note that value of OV_UV_EN[COMMON_UV_TH] and OV_UV_EN[COMMON_OV_TH] bits determines whether thresholds stored in TH_ALL_CT register are applied or individual thresholds stored in TH_CTx registers are applied.

Parameters:

threshold	Threshold value in [mV].

#define BCC_GET_TH_ISENSE_OC(threshold) (((((threshold) * 5U) / 6U) > 0xFFFU) ? 0xFFFU : (((threshold) * 5U) / 6U))

Converts an overcurrent threshold voltage (in sleep mode) to a raw value to be placed in the TH_ISENSE_OC register.

Parameters:

threshold	Threshold value in [uV].

#define BCC_GET_VOLT(reg) (((uint32_t)BCC_GET_MEAS_RAW(reg) * 78125U) >> 9)

Converts a value of MEAS_CELLx, MEAS_ANx (absolute measurement), MEAS_VBG_DIAG_ADC1x registers to [uV].

Resolution of these registers is 152.58789 uV/LSB. Result is in the range of 0 and 4 999 847 uV.

Note: 78125/512 = 152.5878906 provides the best accuracy in 32b arithmetic w/o any overflow. A logical shift speeds up the operation.

Parameters:

reg	Value of a measurement register.

Returns:

Converted value in [uV]; uint32_t type.

#define MC33771C_GET_AN_RATIO_VOLT(reg, vCom) (((((uint32_t)BCC_GET_MEAS_RAW(reg) * 3922U) / 251U) * (vCom)) >> 9)

Converts a value of MEAS_ANx (ratiometric measurement) MC33771C registers to [uV].

Resolution of these registers is: VCOM*30.51851 uV/LSB. Result is in the range of 0 and (1000000 * VCOM) uV.

Note: Instead of operation ((reg * 30.51851) * VCOM) / 1000, which could overflow, ((reg * 15.62547712) * VCOM) / 512 is used.

Parameters:

reg	Value of a measurement register.
vCom	VCOM voltage in [mV], max 5800 mV.

Returns:

Converted value in [uV]; uint32_t type.

#define MC33772C_GET_AN_RATIO_VOLT(reg, vCom) (((((uint32_t)BCC_GET_MEAS_RAW(reg) * 39422U) / 2523U) * (vCom)) >> 9)

Converts a value of MEAS_ANx (ratiometric measurement) MC33771C registers to [uV].

Resolution of these registers is: VCOM*30.5176 uV/LSB. Result is in the range of 0 and (999970 * VCOM) uV.

Note: Instead of operation ((reg * 30.5176) * VCOM) / 1000, which could overflow, ((reg * 15.6250112) * VCOM) / 512 is used.

Parameters:

reg	Value of a measurement register.
vCom	VCOM voltage in [mV], max 5800 mV.

Returns:

Converted value in [uV]; uint32_t type.

bcc/MC33771C.h File Reference

```
#include <stdint.h>
```

Macros

- #define **MC33771C_MCU_NR_OF_REGISTERS** (112U)
- #define **MC33771C_MCU_MAX_OFFSET** (0x70U)
- #define **MC33771C_INIT_OFFSET** (0x1U)
- #define **MC33771C_INIT_POR_VAL** (0x0U)
- #define **MC33771C_INIT_CID_SHIFT** (0x0U)
- #define **MC33771C_INIT_CID_MASK** (0x3FU)
- #define **MC33771C_INIT_CID**(x) ((uint16_t)((uint16_t)(x) << MC33771C_INIT_CID_SHIFT) & MC33771C_INIT_CID_MASK)
- #define **MC33771C_INIT_CID_DEFAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_INIT_RDTX_OUT_SHIFT** (0x6U)
- #define **MC33771C_INIT_RDTX_OUT_MASK** (0x40U)
- #define **MC33771C_INIT_RDTX_OUT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_INIT_RDTX_OUT_SHIFT) & MC33771C_INIT_RDTX_OUT_MASK)
- #define **MC33771C_INIT_RDTX_OUT_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_INIT_RDTX_OUT_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_INIT_RDTX_IN_SHIFT** (0x7U)
- #define **MC33771C_INIT_RDTX_IN_MASK** (0x80U)
- #define **MC33771C_INIT_RDTX_IN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_INIT_RDTX_IN_SHIFT) & MC33771C_INIT_RDTX_IN_MASK)
- #define **MC33771C_INIT_RDTX_IN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_INIT_RDTX_IN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_CFG_GLOBAL_OFFSET** (0x2U)
- #define **MC33771C_SYS_CFG_GLOBAL_POR_VAL** (0x0U)
- #define **MC33771C_SYS_CFG_GLOBAL_GO2SLEEP_SHIFT** (0x0U)
- #define **MC33771C_SYS_CFG_GLOBAL_GO2SLEEP_MASK** (0x1U)
- #define **MC33771C_SYS_CFG_GLOBAL_GO2SLEEP**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_CFG_GLOBAL_GO2SLEEP_SHIFT) & MC33771C_SYS_CFG_GLOBAL_GO2SLEEP_MASK)
- #define **MC33771C_SYS_CFG_GLOBAL_GO2SLEEP_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_CFG_GLOBAL_GO2SLEEP_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_CFG1_OFFSET** (0x3U)
- #define **MC33771C_SYS_CFG1_POR_VAL** (0x1001U)
- #define **MC33771C_SYS_CFG1_WAVE_DC_BITX_SHIFT** (0x1U)
- #define **MC33771C_SYS_CFG1_WAVE_DC_BITX_MASK** (0x6U)
- #define **MC33771C_SYS_CFG1_WAVE_DC_BITX**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_CFG1_WAVE_DC_BITX_SHIFT) & MC33771C_SYS_CFG1_WAVE_DC_BITX_MASK)
- #define **MC33771C_SYS_CFG1_WAVE_DC_BITX_500US_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_CFG1_WAVE_DC_BITX_1MS_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_CFG1_WAVE_DC_BITX_10MS_ENUM_VAL** (0x2U)
- #define **MC33771C_SYS_CFG1_WAVE_DC_BITX_100MS_ENUM_VAL** (0x3U)
- #define **MC33771C_SYS_CFG1_FAULT_WAVE_SHIFT** (0x3U)
- #define **MC33771C_SYS_CFG1_FAULT_WAVE_MASK** (0x8U)
- #define **MC33771C_SYS_CFG1_FAULT_WAVE**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_CFG1_FAULT_WAVE_SHIFT) & MC33771C_SYS_CFG1_FAULT_WAVE_MASK)
- #define **MC33771C_SYS_CFG1_FAULT_WAVE_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_CFG1_FAULT_WAVE_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_CFG1_SOFT_RST_SHIFT** (0x4U)
- #define **MC33771C_SYS_CFG1_SOFT_RST_MASK** (0x10U)

- #define **MC33771C_SYS_CFG1_SOFT_RST**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_CFG1_SOFT_RST_SHIFT) & MC33771C_SYS_CFG1_SOFT_RST_MASK)
- #define **MC33771C_SYS_CFG1_SOFT_RST_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_CFG1_SOFT_RST_ACTIVE_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_CFG1_CB_MANUAL_PAUSE_SHIFT** (0x5U)
- #define **MC33771C_SYS_CFG1_CB_MANUAL_PAUSE_MASK** (0x20U)
- #define **MC33771C_SYS_CFG1_CB_MANUAL_PAUSE**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_CFG1_CB_MANUAL_PAUSE_SHIFT) & MC33771C_SYS_CFG1_CB_MANUAL_PAUSE_MASK)
- #define **MC33771C_SYS_CFG1_CB_MANUAL_PAUSE_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_CFG1_CB_MANUAL_PAUSE_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_CFG1_GO2DIAG_SHIFT** (0x6U)
- #define **MC33771C_SYS_CFG1_GO2DIAG_MASK** (0x40U)
- #define **MC33771C_SYS_CFG1_GO2DIAG**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_CFG1_GO2DIAG_SHIFT) & MC33771C_SYS_CFG1_GO2DIAG_MASK)
- #define **MC33771C_SYS_CFG1_GO2DIAG_EXIT_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_CFG1_GO2DIAG_ENTER_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_CFG1_DIAG_ST_SHIFT** (0x6U)
- #define **MC33771C_SYS_CFG1_DIAG_ST_MASK** (0x40U)
- #define **MC33771C_SYS_CFG1_DIAG_ST**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_CFG1_DIAG_ST_SHIFT) & MC33771C_SYS_CFG1_DIAG_ST_MASK)
- #define **MC33771C_SYS_CFG1_DIAG_ST_NOT_IN_DIAG_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_CFG1_DIAG_ST_IN_DIAG_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_CFG1_CB_DRVEN_SHIFT** (0x7U)
- #define **MC33771C_SYS_CFG1_CB_DRVEN_MASK** (0x80U)
- #define **MC33771C_SYS_CFG1_CB_DRVEN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_CFG1_CB_DRVEN_SHIFT) & MC33771C_SYS_CFG1_CB_DRVEN_MASK)
- #define **MC33771C_SYS_CFG1_CB_DRVEN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_CFG1_CB_DRVEN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_CFG1_I_MEAS_EN_SHIFT** (0x9U)
- #define **MC33771C_SYS_CFG1_I_MEAS_EN_MASK** (0x200U)
- #define **MC33771C_SYS_CFG1_I_MEAS_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_CFG1_I_MEAS_EN_SHIFT) & MC33771C_SYS_CFG1_I_MEAS_EN_MASK)
- #define **MC33771C_SYS_CFG1_I_MEAS_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_CFG1_I_MEAS_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_CFG1_DIAG_TIMEOUT_SHIFT** (0xAU)
- #define **MC33771C_SYS_CFG1_DIAG_TIMEOUT_MASK** (0x1C00U)
- #define **MC33771C_SYS_CFG1_DIAG_TIMEOUT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_CFG1_DIAG_TIMEOUT_SHIFT) & MC33771C_SYS_CFG1_DIAG_TIMEOUT_MASK)
- #define **MC33771C_SYS_CFG1_DIAG_TIMEOUT_NO_TIMER_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_CFG1_DIAG_TIMEOUT_0_05S_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_CFG1_DIAG_TIMEOUT_0_1S_ENUM_VAL** (0x2U)
- #define **MC33771C_SYS_CFG1_DIAG_TIMEOUT_0_2S_ENUM_VAL** (0x3U)
- #define **MC33771C_SYS_CFG1_DIAG_TIMEOUT_1S_ENUM_VAL** (0x4U)
- #define **MC33771C_SYS_CFG1_DIAG_TIMEOUT_2S_ENUM_VAL** (0x5U)
- #define **MC33771C_SYS_CFG1_DIAG_TIMEOUT_4S_ENUM_VAL** (0x6U)
- #define **MC33771C_SYS_CFG1_DIAG_TIMEOUT_8S_ENUM_VAL** (0x7U)
- #define **MC33771C_SYS_CFG1_CYCLIC_TIMER_SHIFT** (0xDU)
- #define **MC33771C_SYS_CFG1_CYCLIC_TIMER_MASK** (0xE000U)
- #define **MC33771C_SYS_CFG1_CYCLIC_TIMER**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_CFG1_CYCLIC_TIMER_SHIFT) & MC33771C_SYS_CFG1_CYCLIC_TIMER_MASK)
- #define **MC33771C_SYS_CFG1_CYCLIC_TIMER_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_CFG1_CYCLIC_TIMER_CONTINUOUS_ENUM_VAL** (0x1U)

- #define **MC33771C_SYS_CFG1_CYCLIC_TIMER_0_1S_ENUM_VAL** (0x2U)
- #define **MC33771C_SYS_CFG1_CYCLIC_TIMER_0_2S_ENUM_VAL** (0x3U)
- #define **MC33771C_SYS_CFG1_CYCLIC_TIMER_1S_ENUM_VAL** (0x4U)
- #define **MC33771C_SYS_CFG1_CYCLIC_TIMER_2S_ENUM_VAL** (0x5U)
- #define **MC33771C_SYS_CFG1_CYCLIC_TIMER_4S_ENUM_VAL** (0x6U)
- #define **MC33771C_SYS_CFG1_CYCLIC_TIMER_8S_ENUM_VAL** (0x7U)
- #define **MC33771C_SYS_CFG2_OFFSET** (0x4U)
- #define **MC33771C_SYS_CFG2_POR_VAL** (0x330U)
- #define **MC33771C_SYS_CFG2_HAMM_ENCOD_SHIFT** (0x0U)
- #define **MC33771C_SYS_CFG2_HAMM_ENCOD_MASK** (0x1U)
- #define **MC33771C_SYS_CFG2_HAMM_ENCOD**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_CFG2_HAMM_ENCOD_SHIFT) & MC33771C_SYS_CFG2_HAMM_ENCOD_MASK)
- #define **MC33771C_SYS_CFG2_HAMM_ENCOD_DECODE_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_CFG2_HAMM_ENCOD_ENCODE_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_CFG2_NUMB_ODD_SHIFT** (0x1U)
- #define **MC33771C_SYS_CFG2_NUMB_ODD_MASK** (0x2U)
- #define **MC33771C_SYS_CFG2_NUMB_ODD**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_CFG2_NUMB_ODD_SHIFT) & MC33771C_SYS_CFG2_NUMB_ODD_MASK)
- #define **MC33771C_SYS_CFG2_NUMB_ODD_EVEN_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_CFG2_NUMB_ODD_ODD_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_CFG2_TIMEOUT_COMM_SHIFT** (0x4U)
- #define **MC33771C_SYS_CFG2_TIMEOUT_COMM_MASK** (0x30U)
- #define **MC33771C_SYS_CFG2_TIMEOUT_COMM**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_CFG2_TIMEOUT_COMM_SHIFT) & MC33771C_SYS_CFG2_TIMEOUT_COMM_MASK)
- #define **MC33771C_SYS_CFG2_TIMEOUT_COMM_32MS_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_CFG2_TIMEOUT_COMM_64MS_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_CFG2_TIMEOUT_COMM_128MS_ENUM_VAL** (0x2U)
- #define **MC33771C_SYS_CFG2_TIMEOUT_COMM_256MS_ENUM_VAL** (0x3U)
- #define **MC33771C_SYS_CFG2_FLT_RST_CFG_SHIFT** (0x6U)
- #define **MC33771C_SYS_CFG2_FLT_RST_CFG_MASK** (0x3C0U)
- #define **MC33771C_SYS_CFG2_FLT_RST_CFG**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_CFG2_FLT_RST_CFG_SHIFT) & MC33771C_SYS_CFG2_FLT_RST_CFG_MASK)
- #define **MC33771C_SYS_CFG2_FLT_RST_CFG_RESET_DISABLED_ENUM_VAL** (0x3U)
- #define **MC33771C_SYS_CFG2_FLT_RST_CFG_OSC_MON_ENUM_VAL** (0x5U)
- #define **MC33771C_SYS_CFG2_FLT_RST_CFG_OSC_MON_RESET_ENUM_VAL** (0x6U)
- #define **MC33771C_SYS_CFG2_FLT_RST_CFG_COM_RESET_ENUM_VAL** (0x9U)
- #define **MC33771C_SYS_CFG2_FLT_RST_CFG_COM_RESET_OSC_MON_ENUM_VAL** (0xA U)
- #define **MC33771C_SYS_CFG2_FLT_RST_CFG_COM_RESET_OSC_MON_RESET_ENUM_VA L** (0xCU)
- #define **MC33771C_SYS_CFG2_PREVIOUS_STATE_SHIFT** (0xAU)
- #define **MC33771C_SYS_CFG2_PREVIOUS_STATE_MASK** (0x1C00U)
- #define **MC33771C_SYS_CFG2_PREVIOUS_STATE**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_CFG2_PREVIOUS_STATE_SHIFT) & MC33771C_SYS_CFG2_PREVIOUS_STATE_MASK)
- #define **MC33771C_SYS_CFG2_PREVIOUS_STATE_INIT_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_CFG2_PREVIOUS_STATE_IDLE_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_CFG2_PREVIOUS_STATE_NORMAL_ENUM_VAL** (0x2U)
- #define **MC33771C_SYS_CFG2_PREVIOUS_STATE_DIAG_ENUM_VAL** (0x3U)

- #define **MC33771C_SYS_CFG2_PREVIOUS_STATE_CYCLIC_WUP_ENUM_VAL** (0x6U)
- #define **MC33771C_SYS_CFG2_PREVIOUS_STATE_SLEEP_ENUM_VAL** (0x7U)
- #define **MC33771C_SYS_DIAG_OFFSET** (0x5U)
- #define **MC33771C_SYS_DIAG_POR_VAL** (0x0U)
- #define **MC33771C_SYS_DIAG_CB_OL_EVEN_SHIFT** (0x0U)
- #define **MC33771C_SYS_DIAG_CB_OL_EVEN_MASK** (0x1U)
- #define **MC33771C_SYS_DIAG_CB_OL_EVEN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_DIAG_CB_OL_EVEN_SHIFT) & MC33771C_SYS_DIAG_CB_OL_EVEN_MASK)
- #define **MC33771C_SYS_DIAG_CB_OL_EVEN_OPEN_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_DIAG_CB_OL_EVEN_CLOSED_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_DIAG_CB_OL_ODD_SHIFT** (0x1U)
- #define **MC33771C_SYS_DIAG_CB_OL_ODD_MASK** (0x2U)
- #define **MC33771C_SYS_DIAG_CB_OL_ODD**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_DIAG_CB_OL_ODD_SHIFT) & MC33771C_SYS_DIAG_CB_OL_ODD_MASK)
- #define **MC33771C_SYS_DIAG_CB_OL_ODD_OPEN_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_DIAG_CB_OL_ODD_CLOSED_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_DIAG_CT_OL_EVEN_SHIFT** (0x2U)
- #define **MC33771C_SYS_DIAG_CT_OL_EVEN_MASK** (0x4U)
- #define **MC33771C_SYS_DIAG_CT_OL_EVEN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_DIAG_CT_OL_EVEN_SHIFT) & MC33771C_SYS_DIAG_CT_OL_EVEN_MASK)
- #define **MC33771C_SYS_DIAG_CT_OL_EVEN_OPEN_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_DIAG_CT_OL_EVEN_CLOSED_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_DIAG_CT_OL_ODD_SHIFT** (0x3U)
- #define **MC33771C_SYS_DIAG_CT_OL_ODD_MASK** (0x8U)
- #define **MC33771C_SYS_DIAG_CT_OL_ODD**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_DIAG_CT_OL_ODD_SHIFT) & MC33771C_SYS_DIAG_CT_OL_ODD_MASK)
- #define **MC33771C_SYS_DIAG_CT_OL_ODD_OPEN_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_DIAG_CT_OL_ODD_CLOSED_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_DIAG_CT_OV_UV_SHIFT** (0x4U)
- #define **MC33771C_SYS_DIAG_CT_OV_UV_MASK** (0x10U)
- #define **MC33771C_SYS_DIAG_CT_OV_UV**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_DIAG_CT_OV_UV_SHIFT) & MC33771C_SYS_DIAG_CT_OV_UV_MASK)
- #define **MC33771C_SYS_DIAG_CT_OV_UV_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_DIAG_CT_OV_UV_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_DIAG_CT_LEAK_DIAG_SHIFT** (0x5U)
- #define **MC33771C_SYS_DIAG_CT_LEAK_DIAG_MASK** (0x20U)
- #define **MC33771C_SYS_DIAG_CT_LEAK_DIAG**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_DIAG_CT_LEAK_DIAG_SHIFT) & MC33771C_SYS_DIAG_CT_LEAK_DIAG_MASK)
- #define **MC33771C_SYS_DIAG_CT_LEAK_DIAG_NORMAL_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_DIAG_CT_LEAK_DIAG_DIFF_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_DIAG_POLARITY_SHIFT** (0x6U)
- #define **MC33771C_SYS_DIAG_POLARITY_MASK** (0x40U)
- #define **MC33771C_SYS_DIAG_POLARITY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_DIAG_POLARITY_SHIFT) & MC33771C_SYS_DIAG_POLARITY_MASK)
- #define **MC33771C_SYS_DIAG_POLARITY_NONINVERTED_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_DIAG_POLARITY_INVERTED_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_DIAG_DA_DIAG_SHIFT** (0x7U)
- #define **MC33771C_SYS_DIAG_DA_DIAG_MASK** (0x80U)
- #define **MC33771C_SYS_DIAG_DA_DIAG**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_DIAG_DA_DIAG_SHIFT) & MC33771C_SYS_DIAG_DA_DIAG_MASK)
- #define **MC33771C_SYS_DIAG_DA_DIAG_DISABLED_ENUM_VAL** (0x0U)

- #define **MC33771C_SYS_DIAG_DA_DIAG_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_DIAG_ANX_TEMP_DIAG_SHIFT** (0x8U)
- #define **MC33771C_SYS_DIAG_ANX_TEMP_DIAG_MASK** (0x100U)
- #define **MC33771C_SYS_DIAG_ANX_TEMP_DIAG**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_DIAG_ANX_TEMP_DIAG_SHIFT) & MC33771C_SYS_DIAG_ANX_TEMP_DIAG_MASK)
- #define **MC33771C_SYS_DIAG_ANX_TEMP_DIAG_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_DIAG_ANX_TEMP_DIAG_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_DIAG_ANX_OL_DIAG_SHIFT** (0x9U)
- #define **MC33771C_SYS_DIAG_ANX_OL_DIAG_MASK** (0x200U)
- #define **MC33771C_SYS_DIAG_ANX_OL_DIAG**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_DIAG_ANX_OL_DIAG_SHIFT) & MC33771C_SYS_DIAG_ANX_OL_DIAG_MASK)
- #define **MC33771C_SYS_DIAG_ANX_OL_DIAG_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_DIAG_ANX_OL_DIAG_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_DIAG_ISENSE_OL_DIAG_SHIFT** (0xAU)
- #define **MC33771C_SYS_DIAG_ISENSE_OL_DIAG_MASK** (0x400U)
- #define **MC33771C_SYS_DIAG_ISENSE_OL_DIAG**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_DIAG_ISENSE_OL_DIAG_SHIFT) & MC33771C_SYS_DIAG_ISENSE_OL_DIAG_MASK)
- #define **MC33771C_SYS_DIAG_ISENSE_OL_DIAG_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_DIAG_ISENSE_OL_DIAG_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_DIAG_I_MUX_SHIFT** (0xBU)
- #define **MC33771C_SYS_DIAG_I_MUX_MASK** (0x1800U)
- #define **MC33771C_SYS_DIAG_I_MUX**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_DIAG_I_MUX_SHIFT) & MC33771C_SYS_DIAG_I_MUX_MASK)
- #define **MC33771C_SYS_DIAG_I_MUX_ISENSE_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_DIAG_I_MUX_GPIO_5_6_ENUM_VAL** (0x1U)
- #define **MC33771C_SYS_DIAG_I_MUX_VREF_DIAG_ENUM_VAL** (0x2U)
- #define **MC33771C_SYS_DIAG_I_MUX_PGA_ZERO_ENUM_VAL** (0x3U)
- #define **MC33771C_SYS_DIAG_FAULT_DIAG_SHIFT** (0xFU)
- #define **MC33771C_SYS_DIAG_FAULT_DIAG_MASK** (0x8000U)
- #define **MC33771C_SYS_DIAG_FAULT_DIAG**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SYS_DIAG_FAULT_DIAG_SHIFT) & MC33771C_SYS_DIAG_FAULT_DIAG_MASK)
- #define **MC33771C_SYS_DIAG_FAULT_DIAG_PACK_CTRL_ENUM_VAL** (0x0U)
- #define **MC33771C_SYS_DIAG_FAULT_DIAG_FORCED_HIGH_ENUM_VAL** (0x1U)
- #define **MC33771C_ADC_CFG_OFFSET** (0x6U)
- #define **MC33771C_ADC_CFG_POR_VAL** (0x417U)
- #define **MC33771C_ADC_CFG_ADC2_DEF_SHIFT** (0x0U)
- #define **MC33771C_ADC_CFG_ADC2_DEF_MASK** (0x3U)
- #define **MC33771C_ADC_CFG_ADC2_DEF**(x) ((uint16_t)((uint16_t)(x) << MC33771C_ADC_CFG_ADC2_DEF_SHIFT) & MC33771C_ADC_CFG_ADC2_DEF_MASK)
- #define **MC33771C_ADC_CFG_ADC2_DEF_13_BIT_ENUM_VAL** (0x0U)
- #define **MC33771C_ADC_CFG_ADC2_DEF_14_BIT_ENUM_VAL** (0x1U)
- #define **MC33771C_ADC_CFG_ADC2_DEF_15_BIT_ENUM_VAL** (0x2U)
- #define **MC33771C_ADC_CFG_ADC2_DEF_16_BIT_ENUM_VAL** (0x3U)
- #define **MC33771C_ADC_CFG_ADC1_B_DEF_SHIFT** (0x2U)
- #define **MC33771C_ADC_CFG_ADC1_B_DEF_MASK** (0xCU)
- #define **MC33771C_ADC_CFG_ADC1_B_DEF**(x) ((uint16_t)((uint16_t)(x) << MC33771C_ADC_CFG_ADC1_B_DEF_SHIFT) & MC33771C_ADC_CFG_ADC1_B_DEF_MASK)
- #define **MC33771C_ADC_CFG_ADC1_B_DEF_13_BIT_ENUM_VAL** (0x0U)
- #define **MC33771C_ADC_CFG_ADC1_B_DEF_14_BIT_ENUM_VAL** (0x1U)
- #define **MC33771C_ADC_CFG_ADC1_B_DEF_15_BIT_ENUM_VAL** (0x2U)
- #define **MC33771C_ADC_CFG_ADC1_B_DEF_16_BIT_ENUM_VAL** (0x3U)
- #define **MC33771C_ADC_CFG_ADC1_A_DEF_SHIFT** (0x4U)

- #define **MC33771C_ADC_CFG_ADC1_A_DEF_MASK** (0x30U)
- #define **MC33771C_ADC_CFG_ADC1_A_DEF**(x) ((uint16_t)((uint16_t)(x) << MC33771C_ADC_CFG_ADC1_A_DEF_SHIFT) & MC33771C_ADC_CFG_ADC1_A_DEF_MASK)
- #define **MC33771C_ADC_CFG_ADC1_A_DEF_13_BIT_ENUM_VAL** (0x0U)
- #define **MC33771C_ADC_CFG_ADC1_A_DEF_14_BIT_ENUM_VAL** (0x1U)
- #define **MC33771C_ADC_CFG_ADC1_A_DEF_15_BIT_ENUM_VAL** (0x2U)
- #define **MC33771C_ADC_CFG_ADC1_A_DEF_16_BIT_ENUM_VAL** (0x3U)
- #define **MC33771C_ADC_CFG_CC_RST_SHIFT** (0x7U)
- #define **MC33771C_ADC_CFG_CC_RST_MASK** (0x80U)
- #define **MC33771C_ADC_CFG_CC_RST**(x) ((uint16_t)((uint16_t)(x) << MC33771C_ADC_CFG_CC_RST_SHIFT) & MC33771C_ADC_CFG_CC_RST_MASK)
- #define **MC33771C_ADC_CFG_CC_RST_NO_ACTION_ENUM_VAL** (0x0U)
- #define **MC33771C_ADC_CFG_CC_RST_RESET_ENUM_VAL** (0x1U)
- #define **MC33771C_ADC_CFG_PGA_GAIN_SHIFT** (0x8U)
- #define **MC33771C_ADC_CFG_PGA_GAIN_MASK** (0x700U)
- #define **MC33771C_ADC_CFG_PGA_GAIN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_ADC_CFG_PGA_GAIN_SHIFT) & MC33771C_ADC_CFG_PGA_GAIN_MASK)
- #define **MC33771C_ADC_CFG_PGA_GAIN_4_ENUM_VAL** (0x0U)
- #define **MC33771C_ADC_CFG_PGA_GAIN_16_ENUM_VAL** (0x1U)
- #define **MC33771C_ADC_CFG_PGA_GAIN_64_ENUM_VAL** (0x2U)
- #define **MC33771C_ADC_CFG_PGA_GAIN_256_ENUM_VAL** (0x3U)
- #define **MC33771C_ADC_CFG_PGA_GAIN_AUTO_ENUM_VAL** (0x4U)
- #define **MC33771C_ADC_CFG_PGA_GAIN_AMP_S_SHIFT** (0x8U)
- #define **MC33771C_ADC_CFG_PGA_GAIN_AMP_S_MASK** (0x300U)
- #define **MC33771C_ADC_CFG_PGA_GAIN_AMP_S**(x) ((uint16_t)((uint16_t)(x) << MC33771C_ADC_CFG_PGA_GAIN_AMP_S_SHIFT) & MC33771C_ADC_CFG_PGA_GAIN_AMP_S_MASK)
- #define **MC33771C_ADC_CFG_PGA_GAIN_AMP_S_4_ENUM_VAL** (0x0U)
- #define **MC33771C_ADC_CFG_PGA_GAIN_AMP_S_16_ENUM_VAL** (0x1U)
- #define **MC33771C_ADC_CFG_PGA_GAIN_AMP_S_64_ENUM_VAL** (0x2U)
- #define **MC33771C_ADC_CFG_PGA_GAIN_AMP_S_256_ENUM_VAL** (0x3U)
- #define **MC33771C_ADC_CFG_PGA_GAIN_S_SHIFT** (0xAU)
- #define **MC33771C_ADC_CFG_PGA_GAIN_S_MASK** (0x400U)
- #define **MC33771C_ADC_CFG_PGA_GAIN_S**(x) ((uint16_t)((uint16_t)(x) << MC33771C_ADC_CFG_PGA_GAIN_S_SHIFT) & MC33771C_ADC_CFG_PGA_GAIN_S_MASK)
- #define **MC33771C_ADC_CFG_PGA_GAIN_S_FIXED_ENUM_VAL** (0x0U)
- #define **MC33771C_ADC_CFG_PGA_GAIN_S_AUTO_ENUM_VAL** (0x1U)
- #define **MC33771C_ADC_CFG_SOC_SHIFT** (0xBU)
- #define **MC33771C_ADC_CFG_SOC_MASK** (0x800U)
- #define **MC33771C_ADC_CFG_SOC**(x) ((uint16_t)((uint16_t)(x) << MC33771C_ADC_CFG_SOC_SHIFT) & MC33771C_ADC_CFG_SOC_MASK)
- #define **MC33771C_ADC_CFG_SOC_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_ADC_CFG_SOC_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_ADC_CFG_EOC_N_SHIFT** (0xBU)
- #define **MC33771C_ADC_CFG_EOC_N_MASK** (0x800U)
- #define **MC33771C_ADC_CFG_EOC_N**(x) ((uint16_t)((uint16_t)(x) << MC33771C_ADC_CFG_EOC_N_SHIFT) & MC33771C_ADC_CFG_EOC_N_MASK)
- #define **MC33771C_ADC_CFG_EOC_N_COMPLETED_ENUM_VAL** (0x0U)
- #define **MC33771C_ADC_CFG_EOC_N_IN_PROGRESS_ENUM_VAL** (0x1U)
- #define **MC33771C_ADC_CFG_AVG_SHIFT** (0xCU)
- #define **MC33771C_ADC_CFG_AVG_MASK** (0xF000U)
- #define **MC33771C_ADC_CFG_AVG**(x) ((uint16_t)((uint16_t)(x) << MC33771C_ADC_CFG_AVG_SHIFT) & MC33771C_ADC_CFG_AVG_MASK)
- #define **MC33771C_ADC_CFG_AVG_NO_AVERAGING_ENUM_VAL** (0x0U)
- #define **MC33771C_ADC_CFG_AVG_2_SAMPLES_ENUM_VAL** (0x1U)

- #define **MC33771C_ADC_CFG_AVG_4_SAMPLES_ENUM_VAL** (0x2U)
- #define **MC33771C_ADC_CFG_AVG_8_SAMPLES_ENUM_VAL** (0x3U)
- #define **MC33771C_ADC_CFG_AVG_16_SAMPLES_ENUM_VAL** (0x4U)
- #define **MC33771C_ADC_CFG_AVG_32_SAMPLES_ENUM_VAL** (0x5U)
- #define **MC33771C_ADC_CFG_AVG_64_SAMPLES_ENUM_VAL** (0x6U)
- #define **MC33771C_ADC_CFG_AVG_128_SAMPLES_ENUM_VAL** (0x7U)
- #define **MC33771C_ADC_CFG_AVG_256_SAMPLES_ENUM_VAL** (0x8U)
- #define **MC33771C_ADC2_OFFSET_COMP_OFFSET** (0x7U)
- #define **MC33771C_ADC2_OFFSET_COMP_POR_VAL** (0x4000U)
- #define **MC33771C_ADC2_OFFSET_COMP_ADC2_OFFSET_COMP_SHIFT** (0x0U)
- #define **MC33771C_ADC2_OFFSET_COMP_ADC2_OFFSET_COMP_MASK** (0xFFU)
- #define **MC33771C_ADC2_OFFSET_COMP_ADC2_OFFSET_COMP**(x) ((uint16_t)((uint16_t)(x) << MC33771C_ADC2_OFFSET_COMP_ADC2_OFFSET_COMP_SHIFT) & MC33771C_ADC2_OFFSET_COMP_ADC2_OFFSET_COMP_MASK)
- #define **MC33771C_ADC2_OFFSET_COMP_ALLCBOFFONSHORT_SHIFT** (0x8U)
- #define **MC33771C_ADC2_OFFSET_COMP_ALLCBOFFONSHORT_MASK** (0x100U)
- #define **MC33771C_ADC2_OFFSET_COMP_ALLCBOFFONSHORT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_ADC2_OFFSET_COMP_ALLCBOFFONSHORT_SHIFT) & MC33771C_ADC2_OFFSET_COMP_ALLCBOFFONSHORT_MASK)
- #define **MC33771C_ADC2_OFFSET_COMP_ALLCBOFFONSHORT_SHORTED_ENUM_VAL** (0x0U)
- #define **MC33771C_ADC2_OFFSET_COMP_ALLCBOFFONSHORT_ALL_ENUM_VAL** (0x1U)
- #define **MC33771C_ADC2_OFFSET_COMP_CC_OVT_SHIFT** (0xAU)
- #define **MC33771C_ADC2_OFFSET_COMP_CC_OVT_MASK** (0x400U)
- #define **MC33771C_ADC2_OFFSET_COMP_CC_OVT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_ADC2_OFFSET_COMP_CC_OVT_SHIFT) & MC33771C_ADC2_OFFSET_COMP_CC_OVT_MASK)
- #define **MC33771C_ADC2_OFFSET_COMP_CC_OVT_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_ADC2_OFFSET_COMP_CC_OVT_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_ADC2_OFFSET_COMP_SAMP_OVF_SHIFT** (0xBU)
- #define **MC33771C_ADC2_OFFSET_COMP_SAMP_OVF_MASK** (0x800U)
- #define **MC33771C_ADC2_OFFSET_COMP_SAMP_OVF**(x) ((uint16_t)((uint16_t)(x) << MC33771C_ADC2_OFFSET_COMP_SAMP_OVF_SHIFT) & MC33771C_ADC2_OFFSET_COMP_SAMP_OVF_MASK)
- #define **MC33771C_ADC2_OFFSET_COMP_SAMP_OVF_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_ADC2_OFFSET_COMP_SAMP_OVF_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_ADC2_OFFSET_COMP_CC_N_OVF_SHIFT** (0xCU)
- #define **MC33771C_ADC2_OFFSET_COMP_CC_N_OVF_MASK** (0x1000U)
- #define **MC33771C_ADC2_OFFSET_COMP_CC_N_OVF**(x) ((uint16_t)((uint16_t)(x) << MC33771C_ADC2_OFFSET_COMP_CC_N_OVF_SHIFT) & MC33771C_ADC2_OFFSET_COMP_CC_N_OVF_MASK)
- #define **MC33771C_ADC2_OFFSET_COMP_CC_N_OVF_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_ADC2_OFFSET_COMP_CC_N_OVF_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_ADC2_OFFSET_COMP_CC_P_OVF_SHIFT** (0xDU)
- #define **MC33771C_ADC2_OFFSET_COMP_CC_P_OVF_MASK** (0x2000U)
- #define **MC33771C_ADC2_OFFSET_COMP_CC_P_OVF**(x) ((uint16_t)((uint16_t)(x) << MC33771C_ADC2_OFFSET_COMP_CC_P_OVF_SHIFT) & MC33771C_ADC2_OFFSET_COMP_CC_P_OVF_MASK)
- #define **MC33771C_ADC2_OFFSET_COMP_CC_P_OVF_DISABLED_ENUM_VAL** (0x0U)

- #define **MC33771C_ADC2_OFFSET_COMP_CC_P_OVF_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_ADC2_OFFSET_COMP_FREE_CNT_SHIFT** (0xEU)
- #define **MC33771C_ADC2_OFFSET_COMP_FREE_CNT_MASK** (0x4000U)
- #define **MC33771C_ADC2_OFFSET_COMP_FREE_CNT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_ADC2_OFFSET_COMP_FREE_CNT_SHIFT) & MC33771C_ADC2_OFFSET_COMP_FREE_CNT_MASK)
- #define **MC33771C_ADC2_OFFSET_COMP_FREE_CNT_CLAMP_ENUM_VAL** (0x0U)
- #define **MC33771C_ADC2_OFFSET_COMP_FREE_CNT_ROLL_OVER_ENUM_VAL** (0x1U)
- #define **MC33771C_ADC2_OFFSET_COMP_CC_RST_CFG_SHIFT** (0xFU)
- #define **MC33771C_ADC2_OFFSET_COMP_CC_RST_CFG_MASK** (0x8000U)
- #define **MC33771C_ADC2_OFFSET_COMP_CC_RST_CFG**(x) ((uint16_t)((uint16_t)(x) << MC33771C_ADC2_OFFSET_COMP_CC_RST_CFG_SHIFT) & MC33771C_ADC2_OFFSET_COMP_CC_RST_CFG_MASK)
- #define **MC33771C_ADC2_OFFSET_COMP_CC_RST_CFG_NO_ACTION_ENUM_VAL** (0x0U)
- #define **MC33771C_ADC2_OFFSET_COMP_CC_RST_CFG_CC_RESET_ENUM_VAL** (0x1U)
- #define **MC33771C_OV_UV_EN_OFFSET** (0x8U)
- #define **MC33771C_OV_UV_EN_POR_VAL** (0x3FFFU)
- #define **MC33771C_OV_UV_EN_CT1_OVUV_EN_SHIFT** (0x0U)
- #define **MC33771C_OV_UV_EN_CT1_OVUV_EN_MASK** (0x1U)
- #define **MC33771C_OV_UV_EN_CT1_OVUV_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_OV_UV_EN_CT1_OVUV_EN_SHIFT) & MC33771C_OV_UV_EN_CT1_OVUV_EN_MASK)
- #define **MC33771C_OV_UV_EN_CT1_OVUV_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_OV_UV_EN_CT1_OVUV_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_OV_UV_EN_CT2_OVUV_EN_SHIFT** (0x1U)
- #define **MC33771C_OV_UV_EN_CT2_OVUV_EN_MASK** (0x2U)
- #define **MC33771C_OV_UV_EN_CT2_OVUV_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_OV_UV_EN_CT2_OVUV_EN_SHIFT) & MC33771C_OV_UV_EN_CT2_OVUV_EN_MASK)
- #define **MC33771C_OV_UV_EN_CT2_OVUV_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_OV_UV_EN_CT2_OVUV_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_OV_UV_EN_CT3_OVUV_EN_SHIFT** (0x2U)
- #define **MC33771C_OV_UV_EN_CT3_OVUV_EN_MASK** (0x4U)
- #define **MC33771C_OV_UV_EN_CT3_OVUV_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_OV_UV_EN_CT3_OVUV_EN_SHIFT) & MC33771C_OV_UV_EN_CT3_OVUV_EN_MASK)
- #define **MC33771C_OV_UV_EN_CT3_OVUV_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_OV_UV_EN_CT3_OVUV_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_OV_UV_EN_CT4_OVUV_EN_SHIFT** (0x3U)
- #define **MC33771C_OV_UV_EN_CT4_OVUV_EN_MASK** (0x8U)
- #define **MC33771C_OV_UV_EN_CT4_OVUV_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_OV_UV_EN_CT4_OVUV_EN_SHIFT) & MC33771C_OV_UV_EN_CT4_OVUV_EN_MASK)
- #define **MC33771C_OV_UV_EN_CT4_OVUV_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_OV_UV_EN_CT4_OVUV_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_OV_UV_EN_CT5_OVUV_EN_SHIFT** (0x4U)
- #define **MC33771C_OV_UV_EN_CT5_OVUV_EN_MASK** (0x10U)
- #define **MC33771C_OV_UV_EN_CT5_OVUV_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_OV_UV_EN_CT5_OVUV_EN_SHIFT) & MC33771C_OV_UV_EN_CT5_OVUV_EN_MASK)
- #define **MC33771C_OV_UV_EN_CT5_OVUV_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_OV_UV_EN_CT5_OVUV_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_OV_UV_EN_CT6_OVUV_EN_SHIFT** (0x5U)
- #define **MC33771C_OV_UV_EN_CT6_OVUV_EN_MASK** (0x20U)

- #define **MC33771C_OV_UV_EN_CT6_OVUV_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_OV_UV_EN_CT6_OVUV_EN_SHIFT) & MC33771C_OV_UV_EN_CT6_OVUV_EN_MASK)
- #define **MC33771C_OV_UV_EN_CT6_OVUV_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_OV_UV_EN_CT6_OVUV_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_OV_UV_EN_CT7_OVUV_EN_SHIFT** (0x6U)
- #define **MC33771C_OV_UV_EN_CT7_OVUV_EN_MASK** (0x40U)
- #define **MC33771C_OV_UV_EN_CT7_OVUV_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_OV_UV_EN_CT7_OVUV_EN_SHIFT) & MC33771C_OV_UV_EN_CT7_OVUV_EN_MASK)
- #define **MC33771C_OV_UV_EN_CT7_OVUV_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_OV_UV_EN_CT7_OVUV_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_OV_UV_EN_CT8_OVUV_EN_SHIFT** (0x7U)
- #define **MC33771C_OV_UV_EN_CT8_OVUV_EN_MASK** (0x80U)
- #define **MC33771C_OV_UV_EN_CT8_OVUV_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_OV_UV_EN_CT8_OVUV_EN_SHIFT) & MC33771C_OV_UV_EN_CT8_OVUV_EN_MASK)
- #define **MC33771C_OV_UV_EN_CT8_OVUV_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_OV_UV_EN_CT8_OVUV_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_OV_UV_EN_CT9_OVUV_EN_SHIFT** (0x8U)
- #define **MC33771C_OV_UV_EN_CT9_OVUV_EN_MASK** (0x100U)
- #define **MC33771C_OV_UV_EN_CT9_OVUV_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_OV_UV_EN_CT9_OVUV_EN_SHIFT) & MC33771C_OV_UV_EN_CT9_OVUV_EN_MASK)
- #define **MC33771C_OV_UV_EN_CT9_OVUV_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_OV_UV_EN_CT9_OVUV_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_OV_UV_EN_CT10_OVUV_EN_SHIFT** (0x9U)
- #define **MC33771C_OV_UV_EN_CT10_OVUV_EN_MASK** (0x200U)
- #define **MC33771C_OV_UV_EN_CT10_OVUV_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_OV_UV_EN_CT10_OVUV_EN_SHIFT) & MC33771C_OV_UV_EN_CT10_OVUV_EN_MASK)
- #define **MC33771C_OV_UV_EN_CT10_OVUV_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_OV_UV_EN_CT10_OVUV_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_OV_UV_EN_CT11_OVUV_EN_SHIFT** (0xAU)
- #define **MC33771C_OV_UV_EN_CT11_OVUV_EN_MASK** (0x400U)
- #define **MC33771C_OV_UV_EN_CT11_OVUV_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_OV_UV_EN_CT11_OVUV_EN_SHIFT) & MC33771C_OV_UV_EN_CT11_OVUV_EN_MASK)
- #define **MC33771C_OV_UV_EN_CT11_OVUV_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_OV_UV_EN_CT11_OVUV_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_OV_UV_EN_CT12_OVUV_EN_SHIFT** (0xBU)
- #define **MC33771C_OV_UV_EN_CT12_OVUV_EN_MASK** (0x800U)
- #define **MC33771C_OV_UV_EN_CT12_OVUV_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_OV_UV_EN_CT12_OVUV_EN_SHIFT) & MC33771C_OV_UV_EN_CT12_OVUV_EN_MASK)
- #define **MC33771C_OV_UV_EN_CT12_OVUV_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_OV_UV_EN_CT12_OVUV_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_OV_UV_EN_CT13_OVUV_EN_SHIFT** (0xCU)
- #define **MC33771C_OV_UV_EN_CT13_OVUV_EN_MASK** (0x1000U)
- #define **MC33771C_OV_UV_EN_CT13_OVUV_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_OV_UV_EN_CT13_OVUV_EN_SHIFT) & MC33771C_OV_UV_EN_CT13_OVUV_EN_MASK)
- #define **MC33771C_OV_UV_EN_CT13_OVUV_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_OV_UV_EN_CT13_OVUV_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_OV_UV_EN_CT14_OVUV_EN_SHIFT** (0xDU)
- #define **MC33771C_OV_UV_EN_CT14_OVUV_EN_MASK** (0x2000U)

- #define **MC33771C_OV_UV_EN_CT14_OVUV_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_OV_UV_EN_CT14_OVUV_EN_SHIFT) & MC33771C_OV_UV_EN_CT14_OVUV_EN_MASK)
- #define **MC33771C_OV_UV_EN_CT14_OVUV_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_OV_UV_EN_CT14_OVUV_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_OV_UV_EN_COMMON_UV_TH_SHIFT** (0xEU)
- #define **MC33771C_OV_UV_EN_COMMON_UV_TH_MASK** (0x4000U)
- #define **MC33771C_OV_UV_EN_COMMON_UV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_OV_UV_EN_COMMON_UV_TH_SHIFT) & MC33771C_OV_UV_EN_COMMON_UV_TH_MASK)
- #define **MC33771C_OV_UV_EN_COMMON_UV_TH_INDIVIDUAL_ENUM_VAL** (0x0U)
- #define **MC33771C_OV_UV_EN_COMMON_UV_TH_COMMON_ENUM_VAL** (0x1U)
- #define **MC33771C_OV_UV_EN_COMMON_OV_TH_SHIFT** (0xFU)
- #define **MC33771C_OV_UV_EN_COMMON_OV_TH_MASK** (0x8000U)
- #define **MC33771C_OV_UV_EN_COMMON_OV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_OV_UV_EN_COMMON_OV_TH_SHIFT) & MC33771C_OV_UV_EN_COMMON_OV_TH_MASK)
- #define **MC33771C_OV_UV_EN_COMMON_OV_TH_INDIVIDUAL_ENUM_VAL** (0x0U)
- #define **MC33771C_OV_UV_EN_COMMON_OV_TH_COMMON_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_OV_FLT_OFFSET** (0x9U)
- #define **MC33771C_CELL_OV_FLT_POR_VAL** (0x0U)
- #define **MC33771C_CELL_OV_FLT_CT1_OV_FLT_SHIFT** (0x0U)
- #define **MC33771C_CELL_OV_FLT_CT1_OV_FLT_MASK** (0x1U)
- #define **MC33771C_CELL_OV_FLT_CT1_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_OV_FLT_CT1_OV_FLT_SHIFT) & MC33771C_CELL_OV_FLT_CT1_OV_FLT_MASK)
- #define **MC33771C_CELL_OV_FLT_CT1_OV_FLT_NO_OVERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_OV_FLT_CT1_OV_FLT_OVERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_OV_FLT_CT2_OV_FLT_SHIFT** (0x1U)
- #define **MC33771C_CELL_OV_FLT_CT2_OV_FLT_MASK** (0x2U)
- #define **MC33771C_CELL_OV_FLT_CT2_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_OV_FLT_CT2_OV_FLT_SHIFT) & MC33771C_CELL_OV_FLT_CT2_OV_FLT_MASK)
- #define **MC33771C_CELL_OV_FLT_CT2_OV_FLT_NO_OVERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_OV_FLT_CT2_OV_FLT_OVERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_OV_FLT_CT3_OV_FLT_SHIFT** (0x2U)
- #define **MC33771C_CELL_OV_FLT_CT3_OV_FLT_MASK** (0x4U)
- #define **MC33771C_CELL_OV_FLT_CT3_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_OV_FLT_CT3_OV_FLT_SHIFT) & MC33771C_CELL_OV_FLT_CT3_OV_FLT_MASK)
- #define **MC33771C_CELL_OV_FLT_CT3_OV_FLT_NO_OVERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_OV_FLT_CT3_OV_FLT_OVERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_OV_FLT_CT4_OV_FLT_SHIFT** (0x3U)
- #define **MC33771C_CELL_OV_FLT_CT4_OV_FLT_MASK** (0x8U)
- #define **MC33771C_CELL_OV_FLT_CT4_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_OV_FLT_CT4_OV_FLT_SHIFT) & MC33771C_CELL_OV_FLT_CT4_OV_FLT_MASK)
- #define **MC33771C_CELL_OV_FLT_CT4_OV_FLT_NO_OVERVOLTAGE_ENUM_VAL** (0x0U)

- #define **MC33771C_CELL_OV_FLT_CT4_OV_FLT_OVERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_OV_FLT_CT5_OV_FLT_SHIFT** (0x4U)
- #define **MC33771C_CELL_OV_FLT_CT5_OV_FLT_MASK** (0x10U)
- #define **MC33771C_CELL_OV_FLT_CT5_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_OV_FLT_CT5_OV_FLT_SHIFT) & MC33771C_CELL_OV_FLT_CT5_OV_FLT_MASK)
- #define **MC33771C_CELL_OV_FLT_CT5_OV_FLT_NO_OVERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_OV_FLT_CT5_OV_FLT_OVERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_OV_FLT_CT6_OV_FLT_SHIFT** (0x5U)
- #define **MC33771C_CELL_OV_FLT_CT6_OV_FLT_MASK** (0x20U)
- #define **MC33771C_CELL_OV_FLT_CT6_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_OV_FLT_CT6_OV_FLT_SHIFT) & MC33771C_CELL_OV_FLT_CT6_OV_FLT_MASK)
- #define **MC33771C_CELL_OV_FLT_CT6_OV_FLT_NO_OVERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_OV_FLT_CT6_OV_FLT_OVERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_OV_FLT_CT7_OV_FLT_SHIFT** (0x6U)
- #define **MC33771C_CELL_OV_FLT_CT7_OV_FLT_MASK** (0x40U)
- #define **MC33771C_CELL_OV_FLT_CT7_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_OV_FLT_CT7_OV_FLT_SHIFT) & MC33771C_CELL_OV_FLT_CT7_OV_FLT_MASK)
- #define **MC33771C_CELL_OV_FLT_CT7_OV_FLT_NO_OVERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_OV_FLT_CT7_OV_FLT_OVERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_OV_FLT_CT8_OV_FLT_SHIFT** (0x7U)
- #define **MC33771C_CELL_OV_FLT_CT8_OV_FLT_MASK** (0x80U)
- #define **MC33771C_CELL_OV_FLT_CT8_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_OV_FLT_CT8_OV_FLT_SHIFT) & MC33771C_CELL_OV_FLT_CT8_OV_FLT_MASK)
- #define **MC33771C_CELL_OV_FLT_CT8_OV_FLT_NO_OVERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_OV_FLT_CT8_OV_FLT_OVERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_OV_FLT_CT9_OV_FLT_SHIFT** (0x8U)
- #define **MC33771C_CELL_OV_FLT_CT9_OV_FLT_MASK** (0x100U)
- #define **MC33771C_CELL_OV_FLT_CT9_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_OV_FLT_CT9_OV_FLT_SHIFT) & MC33771C_CELL_OV_FLT_CT9_OV_FLT_MASK)
- #define **MC33771C_CELL_OV_FLT_CT9_OV_FLT_NO_OVERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_OV_FLT_CT9_OV_FLT_OVERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_OV_FLT_CT10_OV_FLT_SHIFT** (0x9U)
- #define **MC33771C_CELL_OV_FLT_CT10_OV_FLT_MASK** (0x200U)
- #define **MC33771C_CELL_OV_FLT_CT10_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_OV_FLT_CT10_OV_FLT_SHIFT) & MC33771C_CELL_OV_FLT_CT10_OV_FLT_MASK)
- #define **MC33771C_CELL_OV_FLT_CT10_OV_FLT_NO_OVERVOLTAGE_ENUM_VAL** (0x0 U)
- #define **MC33771C_CELL_OV_FLT_CT10_OV_FLT_OVERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_OV_FLT_CT11_OV_FLT_SHIFT** (0xAU)

- #define **MC33771C_CELL_OV_FLT_CT11_OV_FLT_MASK** (0x400U)
- #define **MC33771C_CELL_OV_FLT_CT11_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_OV_FLT_CT11_OV_FLT_SHIFT) & MC33771C_CELL_OV_FLT_CT11_OV_FLT_MASK)
- #define **MC33771C_CELL_OV_FLT_CT11_OV_FLT_NO_OVERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_OV_FLT_CT11_OV_FLT_OVERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_OV_FLT_CT12_OV_FLT_SHIFT** (0xBU)
- #define **MC33771C_CELL_OV_FLT_CT12_OV_FLT_MASK** (0x800U)
- #define **MC33771C_CELL_OV_FLT_CT12_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_OV_FLT_CT12_OV_FLT_SHIFT) & MC33771C_CELL_OV_FLT_CT12_OV_FLT_MASK)
- #define **MC33771C_CELL_OV_FLT_CT12_OV_FLT_NO_OVERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_OV_FLT_CT12_OV_FLT_OVERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_OV_FLT_CT13_OV_FLT_SHIFT** (0xCU)
- #define **MC33771C_CELL_OV_FLT_CT13_OV_FLT_MASK** (0x1000U)
- #define **MC33771C_CELL_OV_FLT_CT13_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_OV_FLT_CT13_OV_FLT_SHIFT) & MC33771C_CELL_OV_FLT_CT13_OV_FLT_MASK)
- #define **MC33771C_CELL_OV_FLT_CT13_OV_FLT_NO_OVERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_OV_FLT_CT13_OV_FLT_OVERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_OV_FLT_CT14_OV_FLT_SHIFT** (0xDU)
- #define **MC33771C_CELL_OV_FLT_CT14_OV_FLT_MASK** (0x2000U)
- #define **MC33771C_CELL_OV_FLT_CT14_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_OV_FLT_CT14_OV_FLT_SHIFT) & MC33771C_CELL_OV_FLT_CT14_OV_FLT_MASK)
- #define **MC33771C_CELL_OV_FLT_CT14_OV_FLT_NO_OVERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_OV_FLT_CT14_OV_FLT_OVERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_UV_FLT_OFFSET** (0xAU)
- #define **MC33771C_CELL_UV_FLT_POR_VAL** (0x0U)
- #define **MC33771C_CELL_UV_FLT_CT1_UV_FLT_SHIFT** (0x0U)
- #define **MC33771C_CELL_UV_FLT_CT1_UV_FLT_MASK** (0x1U)
- #define **MC33771C_CELL_UV_FLT_CT1_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_UV_FLT_CT1_UV_FLT_SHIFT) & MC33771C_CELL_UV_FLT_CT1_UV_FLT_MASK)
- #define **MC33771C_CELL_UV_FLT_CT1_UV_FLT_NO_UNDERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_UV_FLT_CT1_UV_FLT_UNDERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_UV_FLT_CT2_UV_FLT_SHIFT** (0x1U)
- #define **MC33771C_CELL_UV_FLT_CT2_UV_FLT_MASK** (0x2U)
- #define **MC33771C_CELL_UV_FLT_CT2_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_UV_FLT_CT2_UV_FLT_SHIFT) & MC33771C_CELL_UV_FLT_CT2_UV_FLT_MASK)

- #define **MC33771C_CELL_UV_FLT_CT2_UV_FLT_NO_UNDERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_UV_FLT_CT2_UV_FLT_UNDERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_UV_FLT_CT3_UV_FLT_SHIFT** (0x2U)
- #define **MC33771C_CELL_UV_FLT_CT3_UV_FLT_MASK** (0x4U)
- #define **MC33771C_CELL_UV_FLT_CT3_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_UV_FLT_CT3_UV_FLT_SHIFT) & MC33771C_CELL_UV_FLT_CT3_UV_FLT_MASK)
- #define **MC33771C_CELL_UV_FLT_CT3_UV_FLT_NO_UNDERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_UV_FLT_CT3_UV_FLT_UNDERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_UV_FLT_CT4_UV_FLT_SHIFT** (0x3U)
- #define **MC33771C_CELL_UV_FLT_CT4_UV_FLT_MASK** (0x8U)
- #define **MC33771C_CELL_UV_FLT_CT4_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_UV_FLT_CT4_UV_FLT_SHIFT) & MC33771C_CELL_UV_FLT_CT4_UV_FLT_MASK)
- #define **MC33771C_CELL_UV_FLT_CT4_UV_FLT_NO_UNDERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_UV_FLT_CT4_UV_FLT_UNDERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_UV_FLT_CT5_UV_FLT_SHIFT** (0x4U)
- #define **MC33771C_CELL_UV_FLT_CT5_UV_FLT_MASK** (0x10U)
- #define **MC33771C_CELL_UV_FLT_CT5_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_UV_FLT_CT5_UV_FLT_SHIFT) & MC33771C_CELL_UV_FLT_CT5_UV_FLT_MASK)
- #define **MC33771C_CELL_UV_FLT_CT5_UV_FLT_NO_UNDERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_UV_FLT_CT5_UV_FLT_UNDERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_UV_FLT_CT6_UV_FLT_SHIFT** (0x5U)
- #define **MC33771C_CELL_UV_FLT_CT6_UV_FLT_MASK** (0x20U)
- #define **MC33771C_CELL_UV_FLT_CT6_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_UV_FLT_CT6_UV_FLT_SHIFT) & MC33771C_CELL_UV_FLT_CT6_UV_FLT_MASK)
- #define **MC33771C_CELL_UV_FLT_CT6_UV_FLT_NO_UNDERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_UV_FLT_CT6_UV_FLT_UNDERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_UV_FLT_CT7_UV_FLT_SHIFT** (0x6U)
- #define **MC33771C_CELL_UV_FLT_CT7_UV_FLT_MASK** (0x40U)
- #define **MC33771C_CELL_UV_FLT_CT7_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_UV_FLT_CT7_UV_FLT_SHIFT) & MC33771C_CELL_UV_FLT_CT7_UV_FLT_MASK)
- #define **MC33771C_CELL_UV_FLT_CT7_UV_FLT_NO_UNDERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_UV_FLT_CT7_UV_FLT_UNDERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_UV_FLT_CT8_UV_FLT_SHIFT** (0x7U)
- #define **MC33771C_CELL_UV_FLT_CT8_UV_FLT_MASK** (0x80U)

- #define **MC33771C_CELL_UV_FLT_CT8_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_UV_FLT_CT8_UV_FLT_SHIFT) & MC33771C_CELL_UV_FLT_CT8_UV_FLT_MASK)
- #define **MC33771C_CELL_UV_FLT_CT8_UV_FLT_NO_UNDERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_UV_FLT_CT8_UV_FLT_UNDERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_UV_FLT_CT9_UV_FLT_SHIFT** (0x8U)
- #define **MC33771C_CELL_UV_FLT_CT9_UV_FLT_MASK** (0x100U)
- #define **MC33771C_CELL_UV_FLT_CT9_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_UV_FLT_CT9_UV_FLT_SHIFT) & MC33771C_CELL_UV_FLT_CT9_UV_FLT_MASK)
- #define **MC33771C_CELL_UV_FLT_CT9_UV_FLT_NO_UNDERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_UV_FLT_CT9_UV_FLT_UNDERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_UV_FLT_CT10_UV_FLT_SHIFT** (0x9U)
- #define **MC33771C_CELL_UV_FLT_CT10_UV_FLT_MASK** (0x200U)
- #define **MC33771C_CELL_UV_FLT_CT10_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_UV_FLT_CT10_UV_FLT_SHIFT) & MC33771C_CELL_UV_FLT_CT10_UV_FLT_MASK)
- #define **MC33771C_CELL_UV_FLT_CT10_UV_FLT_NO_UNDERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_UV_FLT_CT10_UV_FLT_UNDERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_UV_FLT_CT11_UV_FLT_SHIFT** (0xAU)
- #define **MC33771C_CELL_UV_FLT_CT11_UV_FLT_MASK** (0x400U)
- #define **MC33771C_CELL_UV_FLT_CT11_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_UV_FLT_CT11_UV_FLT_SHIFT) & MC33771C_CELL_UV_FLT_CT11_UV_FLT_MASK)
- #define **MC33771C_CELL_UV_FLT_CT11_UV_FLT_NO_UNDERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_UV_FLT_CT11_UV_FLT_UNDERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_UV_FLT_CT12_UV_FLT_SHIFT** (0xBU)
- #define **MC33771C_CELL_UV_FLT_CT12_UV_FLT_MASK** (0x800U)
- #define **MC33771C_CELL_UV_FLT_CT12_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_UV_FLT_CT12_UV_FLT_SHIFT) & MC33771C_CELL_UV_FLT_CT12_UV_FLT_MASK)
- #define **MC33771C_CELL_UV_FLT_CT12_UV_FLT_NO_UNDERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_UV_FLT_CT12_UV_FLT_UNDERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_CELL_UV_FLT_CT13_UV_FLT_SHIFT** (0xCU)
- #define **MC33771C_CELL_UV_FLT_CT13_UV_FLT_MASK** (0x1000U)
- #define **MC33771C_CELL_UV_FLT_CT13_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_UV_FLT_CT13_UV_FLT_SHIFT) & MC33771C_CELL_UV_FLT_CT13_UV_FLT_MASK)
- #define **MC33771C_CELL_UV_FLT_CT13_UV_FLT_NO_UNDERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_UV_FLT_CT13_UV_FLT_UNDERVOLTAGE_ENUM_VAL** (0x1U)

- #define **MC33771C_CELL_UV_FLT_CT14_UV_FLT_SHIFT** (0xDU)
- #define **MC33771C_CELL_UV_FLT_CT14_UV_FLT_MASK** (0x2000U)
- #define **MC33771C_CELL_UV_FLT_CT14_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CELL_UV_FLT_CT14_UV_FLT_SHIFT) & MC33771C_CELL_UV_FLT_CT14_UV_FLT_MASK)
- #define **MC33771C_CELL_UV_FLT_CT14_UV_FLT_NO_UNDERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_CELL_UV_FLT_CT14_UV_FLT_UNDERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_TPL_CFG_OFFSET** (0xBU)
- #define **MC33771C_TPL_CFG_POR_VAL** (0x6262U)
- #define **MC33771C_TPL_CFG_TPL_TX_CFG_2_SHIFT** (0x0U)
- #define **MC33771C_TPL_CFG_TPL_TX_CFG_2_MASK** (0xFFU)
- #define **MC33771C_TPL_CFG_TPL_TX_CFG_2**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TPL_CFG_TPL_TX_CFG_2_SHIFT) & MC33771C_TPL_CFG_TPL_TX_CFG_2_MASK)
- #define **MC33771C_TPL_CFG_TPL_TX_CFG_1_SHIFT** (0x8U)
- #define **MC33771C_TPL_CFG_TPL_TX_CFG_1_MASK** (0xFF00U)
- #define **MC33771C_TPL_CFG_TPL_TX_CFG_1**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TPL_CFG_TPL_TX_CFG_1_SHIFT) & MC33771C_TPL_CFG_TPL_TX_CFG_1_MASK)
- #define **MC33771C_CB1_CFG_OFFSET** (0xCU)
- #define **MC33771C_CB1_CFG_POR_VAL** (0x0U)
- #define **MC33771C_CB1_CFG_CB_TIMER_SHIFT** (0x0U)
- #define **MC33771C_CB1_CFG_CB_TIMER_MASK** (0x1FFU)
- #define **MC33771C_CB1_CFG_CB_TIMER**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB1_CFG_CB_TIMER_SHIFT) & MC33771C_CB1_CFG_CB_TIMER_MASK)
- #define **MC33771C_CB1_CFG_CB_EN_SHIFT** (0x9U)
- #define **MC33771C_CB1_CFG_CB_EN_MASK** (0x200U)
- #define **MC33771C_CB1_CFG_CB_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB1_CFG_CB_EN_SHIFT) & MC33771C_CB1_CFG_CB_EN_MASK)
- #define **MC33771C_CB1_CFG_CB_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB1_CFG_CB_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB1_CFG_CB_STS_SHIFT** (0x9U)
- #define **MC33771C_CB1_CFG_CB_STS_MASK** (0x200U)
- #define **MC33771C_CB1_CFG_CB_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB1_CFG_CB_STS_SHIFT) & MC33771C_CB1_CFG_CB_STS_MASK)
- #define **MC33771C_CB1_CFG_CB_STS_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB1_CFG_CB_STS_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB2_CFG_OFFSET** (0xDU)
- #define **MC33771C_CB2_CFG_POR_VAL** (0x0U)
- #define **MC33771C_CB2_CFG_CB_TIMER_SHIFT** (0x0U)
- #define **MC33771C_CB2_CFG_CB_TIMER_MASK** (0x1FFU)
- #define **MC33771C_CB2_CFG_CB_TIMER**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB2_CFG_CB_TIMER_SHIFT) & MC33771C_CB2_CFG_CB_TIMER_MASK)
- #define **MC33771C_CB2_CFG_CB_EN_SHIFT** (0x9U)
- #define **MC33771C_CB2_CFG_CB_EN_MASK** (0x200U)
- #define **MC33771C_CB2_CFG_CB_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB2_CFG_CB_EN_SHIFT) & MC33771C_CB2_CFG_CB_EN_MASK)
- #define **MC33771C_CB2_CFG_CB_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB2_CFG_CB_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB2_CFG_CB_STS_SHIFT** (0x9U)
- #define **MC33771C_CB2_CFG_CB_STS_MASK** (0x200U)
- #define **MC33771C_CB2_CFG_CB_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB2_CFG_CB_STS_SHIFT) & MC33771C_CB2_CFG_CB_STS_MASK)
- #define **MC33771C_CB2_CFG_CB_STS_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB2_CFG_CB_STS_ENABLED_ENUM_VAL** (0x1U)

- #define **MC33771C_CB3_CFG_OFFSET** (0xEU)
- #define **MC33771C_CB3_CFG_POR_VAL** (0x0U)
- #define **MC33771C_CB3_CFG_CB_TIMER_SHIFT** (0x0U)
- #define **MC33771C_CB3_CFG_CB_TIMER_MASK** (0x1FFU)
- #define **MC33771C_CB3_CFG_CB_TIMER**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB3_CFG_CB_TIMER_SHIFT) & MC33771C_CB3_CFG_CB_TIMER_MASK)
- #define **MC33771C_CB3_CFG_CB_EN_SHIFT** (0x9U)
- #define **MC33771C_CB3_CFG_CB_EN_MASK** (0x200U)
- #define **MC33771C_CB3_CFG_CB_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB3_CFG_CB_EN_SHIFT) & MC33771C_CB3_CFG_CB_EN_MASK)
- #define **MC33771C_CB3_CFG_CB_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB3_CFG_CB_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB3_CFG_CB_STS_SHIFT** (0x9U)
- #define **MC33771C_CB3_CFG_CB_STS_MASK** (0x200U)
- #define **MC33771C_CB3_CFG_CB_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB3_CFG_CB_STS_SHIFT) & MC33771C_CB3_CFG_CB_STS_MASK)
- #define **MC33771C_CB3_CFG_CB_STS_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB3_CFG_CB_STS_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB4_CFG_OFFSET** (0xFU)
- #define **MC33771C_CB4_CFG_POR_VAL** (0x0U)
- #define **MC33771C_CB4_CFG_CB_TIMER_SHIFT** (0x0U)
- #define **MC33771C_CB4_CFG_CB_TIMER_MASK** (0x1FFU)
- #define **MC33771C_CB4_CFG_CB_TIMER**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB4_CFG_CB_TIMER_SHIFT) & MC33771C_CB4_CFG_CB_TIMER_MASK)
- #define **MC33771C_CB4_CFG_CB_EN_SHIFT** (0x9U)
- #define **MC33771C_CB4_CFG_CB_EN_MASK** (0x200U)
- #define **MC33771C_CB4_CFG_CB_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB4_CFG_CB_EN_SHIFT) & MC33771C_CB4_CFG_CB_EN_MASK)
- #define **MC33771C_CB4_CFG_CB_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB4_CFG_CB_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB4_CFG_CB_STS_SHIFT** (0x9U)
- #define **MC33771C_CB4_CFG_CB_STS_MASK** (0x200U)
- #define **MC33771C_CB4_CFG_CB_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB4_CFG_CB_STS_SHIFT) & MC33771C_CB4_CFG_CB_STS_MASK)
- #define **MC33771C_CB4_CFG_CB_STS_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB4_CFG_CB_STS_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB5_CFG_OFFSET** (0x10U)
- #define **MC33771C_CB5_CFG_POR_VAL** (0x0U)
- #define **MC33771C_CB5_CFG_CB_TIMER_SHIFT** (0x0U)
- #define **MC33771C_CB5_CFG_CB_TIMER_MASK** (0x1FFU)
- #define **MC33771C_CB5_CFG_CB_TIMER**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB5_CFG_CB_TIMER_SHIFT) & MC33771C_CB5_CFG_CB_TIMER_MASK)
- #define **MC33771C_CB5_CFG_CB_EN_SHIFT** (0x9U)
- #define **MC33771C_CB5_CFG_CB_EN_MASK** (0x200U)
- #define **MC33771C_CB5_CFG_CB_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB5_CFG_CB_EN_SHIFT) & MC33771C_CB5_CFG_CB_EN_MASK)
- #define **MC33771C_CB5_CFG_CB_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB5_CFG_CB_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB5_CFG_CB_STS_SHIFT** (0x9U)
- #define **MC33771C_CB5_CFG_CB_STS_MASK** (0x200U)
- #define **MC33771C_CB5_CFG_CB_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB5_CFG_CB_STS_SHIFT) & MC33771C_CB5_CFG_CB_STS_MASK)
- #define **MC33771C_CB5_CFG_CB_STS_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB5_CFG_CB_STS_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB6_CFG_OFFSET** (0x11U)
- #define **MC33771C_CB6_CFG_POR_VAL** (0x0U)
- #define **MC33771C_CB6_CFG_CB_TIMER_SHIFT** (0x0U)

- #define **MC33771C_CB6_CFG_CB_TIMER_MASK** (0x1FFU)
- #define **MC33771C_CB6_CFG_CB_TIMER**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB6_CFG_CB_TIMER_SHIFT) & MC33771C_CB6_CFG_CB_TIMER_MASK)
- #define **MC33771C_CB6_CFG_CB_EN_SHIFT** (0x9U)
- #define **MC33771C_CB6_CFG_CB_EN_MASK** (0x200U)
- #define **MC33771C_CB6_CFG_CB_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB6_CFG_CB_EN_SHIFT) & MC33771C_CB6_CFG_CB_EN_MASK)
- #define **MC33771C_CB6_CFG_CB_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB6_CFG_CB_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB6_CFG_CB_STS_SHIFT** (0x9U)
- #define **MC33771C_CB6_CFG_CB_STS_MASK** (0x200U)
- #define **MC33771C_CB6_CFG_CB_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB6_CFG_CB_STS_SHIFT) & MC33771C_CB6_CFG_CB_STS_MASK)
- #define **MC33771C_CB6_CFG_CB_STS_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB6_CFG_CB_STS_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB7_CFG_OFFSET** (0x12U)
- #define **MC33771C_CB7_CFG_POR_VAL** (0x0U)
- #define **MC33771C_CB7_CFG_CB_TIMER_SHIFT** (0x0U)
- #define **MC33771C_CB7_CFG_CB_TIMER_MASK** (0x1FFU)
- #define **MC33771C_CB7_CFG_CB_TIMER**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB7_CFG_CB_TIMER_SHIFT) & MC33771C_CB7_CFG_CB_TIMER_MASK)
- #define **MC33771C_CB7_CFG_CB_EN_SHIFT** (0x9U)
- #define **MC33771C_CB7_CFG_CB_EN_MASK** (0x200U)
- #define **MC33771C_CB7_CFG_CB_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB7_CFG_CB_EN_SHIFT) & MC33771C_CB7_CFG_CB_EN_MASK)
- #define **MC33771C_CB7_CFG_CB_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB7_CFG_CB_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB7_CFG_CB_STS_SHIFT** (0x9U)
- #define **MC33771C_CB7_CFG_CB_STS_MASK** (0x200U)
- #define **MC33771C_CB7_CFG_CB_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB7_CFG_CB_STS_SHIFT) & MC33771C_CB7_CFG_CB_STS_MASK)
- #define **MC33771C_CB7_CFG_CB_STS_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB7_CFG_CB_STS_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB8_CFG_OFFSET** (0x13U)
- #define **MC33771C_CB8_CFG_POR_VAL** (0x0U)
- #define **MC33771C_CB8_CFG_CB_TIMER_SHIFT** (0x0U)
- #define **MC33771C_CB8_CFG_CB_TIMER_MASK** (0x1FFU)
- #define **MC33771C_CB8_CFG_CB_TIMER**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB8_CFG_CB_TIMER_SHIFT) & MC33771C_CB8_CFG_CB_TIMER_MASK)
- #define **MC33771C_CB8_CFG_CB_EN_SHIFT** (0x9U)
- #define **MC33771C_CB8_CFG_CB_EN_MASK** (0x200U)
- #define **MC33771C_CB8_CFG_CB_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB8_CFG_CB_EN_SHIFT) & MC33771C_CB8_CFG_CB_EN_MASK)
- #define **MC33771C_CB8_CFG_CB_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB8_CFG_CB_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB8_CFG_CB_STS_SHIFT** (0x9U)
- #define **MC33771C_CB8_CFG_CB_STS_MASK** (0x200U)
- #define **MC33771C_CB8_CFG_CB_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB8_CFG_CB_STS_SHIFT) & MC33771C_CB8_CFG_CB_STS_MASK)
- #define **MC33771C_CB8_CFG_CB_STS_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB8_CFG_CB_STS_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB9_CFG_OFFSET** (0x14U)
- #define **MC33771C_CB9_CFG_POR_VAL** (0x0U)
- #define **MC33771C_CB9_CFG_CB_TIMER_SHIFT** (0x0U)
- #define **MC33771C_CB9_CFG_CB_TIMER_MASK** (0x1FFU)
- #define **MC33771C_CB9_CFG_CB_TIMER**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB9_CFG_CB_TIMER_SHIFT) & MC33771C_CB9_CFG_CB_TIMER_MASK)

- #define **MC33771C_CB9_CFG_CB_EN_SHIFT** (0x9U)
- #define **MC33771C_CB9_CFG_CB_EN_MASK** (0x200U)
- #define **MC33771C_CB9_CFG_CB_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB9_CFG_CB_EN_SHIFT) & MC33771C_CB9_CFG_CB_EN_MASK)
- #define **MC33771C_CB9_CFG_CB_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB9_CFG_CB_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB9_CFG_CB_STS_SHIFT** (0x9U)
- #define **MC33771C_CB9_CFG_CB_STS_MASK** (0x200U)
- #define **MC33771C_CB9_CFG_CB_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB9_CFG_CB_STS_SHIFT) & MC33771C_CB9_CFG_CB_STS_MASK)
- #define **MC33771C_CB9_CFG_CB_STS_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB9_CFG_CB_STS_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB10_CFG_OFFSET** (0x15U)
- #define **MC33771C_CB10_CFG_POR_VAL** (0x0U)
- #define **MC33771C_CB10_CFG_CB_TIMER_SHIFT** (0x0U)
- #define **MC33771C_CB10_CFG_CB_TIMER_MASK** (0x1FFU)
- #define **MC33771C_CB10_CFG_CB_TIMER**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB10_CFG_CB_TIMER_SHIFT) & MC33771C_CB10_CFG_CB_TIMER_MASK)
- #define **MC33771C_CB10_CFG_CB_EN_SHIFT** (0x9U)
- #define **MC33771C_CB10_CFG_CB_EN_MASK** (0x200U)
- #define **MC33771C_CB10_CFG_CB_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB10_CFG_CB_EN_SHIFT) & MC33771C_CB10_CFG_CB_EN_MASK)
- #define **MC33771C_CB10_CFG_CB_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB10_CFG_CB_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB10_CFG_CB_STS_SHIFT** (0x9U)
- #define **MC33771C_CB10_CFG_CB_STS_MASK** (0x200U)
- #define **MC33771C_CB10_CFG_CB_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB10_CFG_CB_STS_SHIFT) & MC33771C_CB10_CFG_CB_STS_MASK)
- #define **MC33771C_CB10_CFG_CB_STS_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB10_CFG_CB_STS_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB11_CFG_OFFSET** (0x16U)
- #define **MC33771C_CB11_CFG_POR_VAL** (0x0U)
- #define **MC33771C_CB11_CFG_CB_TIMER_SHIFT** (0x0U)
- #define **MC33771C_CB11_CFG_CB_TIMER_MASK** (0x1FFU)
- #define **MC33771C_CB11_CFG_CB_TIMER**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB11_CFG_CB_TIMER_SHIFT) & MC33771C_CB11_CFG_CB_TIMER_MASK)
- #define **MC33771C_CB11_CFG_CB_EN_SHIFT** (0x9U)
- #define **MC33771C_CB11_CFG_CB_EN_MASK** (0x200U)
- #define **MC33771C_CB11_CFG_CB_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB11_CFG_CB_EN_SHIFT) & MC33771C_CB11_CFG_CB_EN_MASK)
- #define **MC33771C_CB11_CFG_CB_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB11_CFG_CB_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB11_CFG_CB_STS_SHIFT** (0x9U)
- #define **MC33771C_CB11_CFG_CB_STS_MASK** (0x200U)
- #define **MC33771C_CB11_CFG_CB_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB11_CFG_CB_STS_SHIFT) & MC33771C_CB11_CFG_CB_STS_MASK)
- #define **MC33771C_CB11_CFG_CB_STS_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB11_CFG_CB_STS_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB12_CFG_OFFSET** (0x17U)
- #define **MC33771C_CB12_CFG_POR_VAL** (0x0U)
- #define **MC33771C_CB12_CFG_CB_TIMER_SHIFT** (0x0U)
- #define **MC33771C_CB12_CFG_CB_TIMER_MASK** (0x1FFU)
- #define **MC33771C_CB12_CFG_CB_TIMER**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB12_CFG_CB_TIMER_SHIFT) & MC33771C_CB12_CFG_CB_TIMER_MASK)
- #define **MC33771C_CB12_CFG_CB_EN_SHIFT** (0x9U)
- #define **MC33771C_CB12_CFG_CB_EN_MASK** (0x200U)

- #define **MC33771C_CB12_CFG_CB_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB12_CFG_CB_EN_SHIFT) & MC33771C_CB12_CFG_CB_EN_MASK)
- #define **MC33771C_CB12_CFG_CB_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB12_CFG_CB_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB12_CFG_CB_STS_SHIFT** (0x9U)
- #define **MC33771C_CB12_CFG_CB_STS_MASK** (0x200U)
- #define **MC33771C_CB12_CFG_CB_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB12_CFG_CB_STS_SHIFT) & MC33771C_CB12_CFG_CB_STS_MASK)
- #define **MC33771C_CB12_CFG_CB_STS_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB12_CFG_CB_STS_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB13_CFG_OFFSET** (0x18U)
- #define **MC33771C_CB13_CFG_POR_VAL** (0x0U)
- #define **MC33771C_CB13_CFG_CB_TIMER_SHIFT** (0x0U)
- #define **MC33771C_CB13_CFG_CB_TIMER_MASK** (0x1FFU)
- #define **MC33771C_CB13_CFG_CB_TIMER**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB13_CFG_CB_TIMER_SHIFT) & MC33771C_CB13_CFG_CB_TIMER_MASK)
- #define **MC33771C_CB13_CFG_CB_EN_SHIFT** (0x9U)
- #define **MC33771C_CB13_CFG_CB_EN_MASK** (0x200U)
- #define **MC33771C_CB13_CFG_CB_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB13_CFG_CB_EN_SHIFT) & MC33771C_CB13_CFG_CB_EN_MASK)
- #define **MC33771C_CB13_CFG_CB_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB13_CFG_CB_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB13_CFG_CB_STS_SHIFT** (0x9U)
- #define **MC33771C_CB13_CFG_CB_STS_MASK** (0x200U)
- #define **MC33771C_CB13_CFG_CB_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB13_CFG_CB_STS_SHIFT) & MC33771C_CB13_CFG_CB_STS_MASK)
- #define **MC33771C_CB13_CFG_CB_STS_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB13_CFG_CB_STS_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB14_CFG_OFFSET** (0x19U)
- #define **MC33771C_CB14_CFG_POR_VAL** (0x0U)
- #define **MC33771C_CB14_CFG_CB_TIMER_SHIFT** (0x0U)
- #define **MC33771C_CB14_CFG_CB_TIMER_MASK** (0x1FFU)
- #define **MC33771C_CB14_CFG_CB_TIMER**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB14_CFG_CB_TIMER_SHIFT) & MC33771C_CB14_CFG_CB_TIMER_MASK)
- #define **MC33771C_CB14_CFG_CB_EN_SHIFT** (0x9U)
- #define **MC33771C_CB14_CFG_CB_EN_MASK** (0x200U)
- #define **MC33771C_CB14_CFG_CB_EN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB14_CFG_CB_EN_SHIFT) & MC33771C_CB14_CFG_CB_EN_MASK)
- #define **MC33771C_CB14_CFG_CB_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB14_CFG_CB_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB14_CFG_CB_STS_SHIFT** (0x9U)
- #define **MC33771C_CB14_CFG_CB_STS_MASK** (0x200U)
- #define **MC33771C_CB14_CFG_CB_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB14_CFG_CB_STS_SHIFT) & MC33771C_CB14_CFG_CB_STS_MASK)
- #define **MC33771C_CB14_CFG_CB_STS_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_CB14_CFG_CB_STS_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_OPEN_FLT_OFFSET** (0x1AU)
- #define **MC33771C_CB_OPEN_FLT_POR_VAL** (0x0U)
- #define **MC33771C_CB_OPEN_FLT_CB1_OPEN_FLT_SHIFT** (0x0U)
- #define **MC33771C_CB_OPEN_FLT_CB1_OPEN_FLT_MASK** (0x1U)
- #define **MC33771C_CB_OPEN_FLT_CB1_OPEN_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_OPEN_FLT_CB1_OPEN_FLT_SHIFT) & MC33771C_CB_OPEN_FLT_CB1_OPEN_FLT_MASK)
- #define **MC33771C_CB_OPEN_FLT_CB1_OPEN_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_OPEN_FLT_CB1_OPEN_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_OPEN_FLT_CB2_OPEN_FLT_SHIFT** (0x1U)
- #define **MC33771C_CB_OPEN_FLT_CB2_OPEN_FLT_MASK** (0x2U)

- #define **MC33771C_CB_OPEN_FLT_CB2_OPEN_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_OPEN_FLT_CB2_OPEN_FLT_SHIFT) & MC33771C_CB_OPEN_FLT_CB2_OPEN_FLT_MASK)
- #define **MC33771C_CB_OPEN_FLT_CB2_OPEN_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_OPEN_FLT_CB2_OPEN_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_OPEN_FLT_CB3_OPEN_FLT_SHIFT** (0x2U)
- #define **MC33771C_CB_OPEN_FLT_CB3_OPEN_FLT_MASK** (0x4U)
- #define **MC33771C_CB_OPEN_FLT_CB3_OPEN_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_OPEN_FLT_CB3_OPEN_FLT_SHIFT) & MC33771C_CB_OPEN_FLT_CB3_OPEN_FLT_MASK)
- #define **MC33771C_CB_OPEN_FLT_CB3_OPEN_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_OPEN_FLT_CB3_OPEN_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_OPEN_FLT_CB4_OPEN_FLT_SHIFT** (0x3U)
- #define **MC33771C_CB_OPEN_FLT_CB4_OPEN_FLT_MASK** (0x8U)
- #define **MC33771C_CB_OPEN_FLT_CB4_OPEN_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_OPEN_FLT_CB4_OPEN_FLT_SHIFT) & MC33771C_CB_OPEN_FLT_CB4_OPEN_FLT_MASK)
- #define **MC33771C_CB_OPEN_FLT_CB4_OPEN_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_OPEN_FLT_CB4_OPEN_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_OPEN_FLT_CB5_OPEN_FLT_SHIFT** (0x4U)
- #define **MC33771C_CB_OPEN_FLT_CB5_OPEN_FLT_MASK** (0x10U)
- #define **MC33771C_CB_OPEN_FLT_CB5_OPEN_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_OPEN_FLT_CB5_OPEN_FLT_SHIFT) & MC33771C_CB_OPEN_FLT_CB5_OPEN_FLT_MASK)
- #define **MC33771C_CB_OPEN_FLT_CB5_OPEN_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_OPEN_FLT_CB5_OPEN_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_OPEN_FLT_CB6_OPEN_FLT_SHIFT** (0x5U)
- #define **MC33771C_CB_OPEN_FLT_CB6_OPEN_FLT_MASK** (0x20U)
- #define **MC33771C_CB_OPEN_FLT_CB6_OPEN_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_OPEN_FLT_CB6_OPEN_FLT_SHIFT) & MC33771C_CB_OPEN_FLT_CB6_OPEN_FLT_MASK)
- #define **MC33771C_CB_OPEN_FLT_CB6_OPEN_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_OPEN_FLT_CB6_OPEN_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_OPEN_FLT_CB7_OPEN_FLT_SHIFT** (0x6U)
- #define **MC33771C_CB_OPEN_FLT_CB7_OPEN_FLT_MASK** (0x40U)
- #define **MC33771C_CB_OPEN_FLT_CB7_OPEN_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_OPEN_FLT_CB7_OPEN_FLT_SHIFT) & MC33771C_CB_OPEN_FLT_CB7_OPEN_FLT_MASK)
- #define **MC33771C_CB_OPEN_FLT_CB7_OPEN_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_OPEN_FLT_CB7_OPEN_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_OPEN_FLT_CB8_OPEN_FLT_SHIFT** (0x7U)
- #define **MC33771C_CB_OPEN_FLT_CB8_OPEN_FLT_MASK** (0x80U)
- #define **MC33771C_CB_OPEN_FLT_CB8_OPEN_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_OPEN_FLT_CB8_OPEN_FLT_SHIFT) & MC33771C_CB_OPEN_FLT_CB8_OPEN_FLT_MASK)
- #define **MC33771C_CB_OPEN_FLT_CB8_OPEN_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_OPEN_FLT_CB8_OPEN_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_OPEN_FLT_CB9_OPEN_FLT_SHIFT** (0x8U)
- #define **MC33771C_CB_OPEN_FLT_CB9_OPEN_FLT_MASK** (0x100U)
- #define **MC33771C_CB_OPEN_FLT_CB9_OPEN_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_OPEN_FLT_CB9_OPEN_FLT_SHIFT) & MC33771C_CB_OPEN_FLT_CB9_OPEN_FLT_MASK)
- #define **MC33771C_CB_OPEN_FLT_CB9_OPEN_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_OPEN_FLT_CB9_OPEN_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_OPEN_FLT_CB10_OPEN_FLT_SHIFT** (0x9U)
- #define **MC33771C_CB_OPEN_FLT_CB10_OPEN_FLT_MASK** (0x200U)

- #define **MC33771C_CB_OPEN_FLT_CB10_OPEN_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_OPEN_FLT_CB10_OPEN_FLT_SHIFT) & MC33771C_CB_OPEN_FLT_CB10_OPEN_FLT_MASK)
- #define **MC33771C_CB_OPEN_FLT_CB10_OPEN_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_OPEN_FLT_CB10_OPEN_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_OPEN_FLT_CB11_OPEN_FLT_SHIFT** (0xAU)
- #define **MC33771C_CB_OPEN_FLT_CB11_OPEN_FLT_MASK** (0x400U)
- #define **MC33771C_CB_OPEN_FLT_CB11_OPEN_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_OPEN_FLT_CB11_OPEN_FLT_SHIFT) & MC33771C_CB_OPEN_FLT_CB11_OPEN_FLT_MASK)
- #define **MC33771C_CB_OPEN_FLT_CB11_OPEN_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_OPEN_FLT_CB11_OPEN_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_OPEN_FLT_CB12_OPEN_FLT_SHIFT** (0xBU)
- #define **MC33771C_CB_OPEN_FLT_CB12_OPEN_FLT_MASK** (0x800U)
- #define **MC33771C_CB_OPEN_FLT_CB12_OPEN_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_OPEN_FLT_CB12_OPEN_FLT_SHIFT) & MC33771C_CB_OPEN_FLT_CB12_OPEN_FLT_MASK)
- #define **MC33771C_CB_OPEN_FLT_CB12_OPEN_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_OPEN_FLT_CB12_OPEN_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_OPEN_FLT_CB13_OPEN_FLT_SHIFT** (0xCU)
- #define **MC33771C_CB_OPEN_FLT_CB13_OPEN_FLT_MASK** (0x1000U)
- #define **MC33771C_CB_OPEN_FLT_CB13_OPEN_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_OPEN_FLT_CB13_OPEN_FLT_SHIFT) & MC33771C_CB_OPEN_FLT_CB13_OPEN_FLT_MASK)
- #define **MC33771C_CB_OPEN_FLT_CB13_OPEN_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_OPEN_FLT_CB13_OPEN_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_OPEN_FLT_CB14_OPEN_FLT_SHIFT** (0xDU)
- #define **MC33771C_CB_OPEN_FLT_CB14_OPEN_FLT_MASK** (0x2000U)
- #define **MC33771C_CB_OPEN_FLT_CB14_OPEN_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_OPEN_FLT_CB14_OPEN_FLT_SHIFT) & MC33771C_CB_OPEN_FLT_CB14_OPEN_FLT_MASK)
- #define **MC33771C_CB_OPEN_FLT_CB14_OPEN_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_OPEN_FLT_CB14_OPEN_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_SHORT_FLT_OFFSET** (0x1BU)
- #define **MC33771C_CB_SHORT_FLT_POR_VAL** (0x0U)
- #define **MC33771C_CB_SHORT_FLT_CB1_SHORT_FLT_SHIFT** (0x0U)
- #define **MC33771C_CB_SHORT_FLT_CB1_SHORT_FLT_MASK** (0x1U)
- #define **MC33771C_CB_SHORT_FLT_CB1_SHORT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_SHORT_FLT_CB1_SHORT_FLT_SHIFT) & MC33771C_CB_SHORT_FLT_CB1_SHORT_FLT_MASK)
- #define **MC33771C_CB_SHORT_FLT_CB1_SHORT_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_SHORT_FLT_CB1_SHORT_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_SHORT_FLT_CB2_SHORT_FLT_SHIFT** (0x1U)
- #define **MC33771C_CB_SHORT_FLT_CB2_SHORT_FLT_MASK** (0x2U)
- #define **MC33771C_CB_SHORT_FLT_CB2_SHORT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_SHORT_FLT_CB2_SHORT_FLT_SHIFT) & MC33771C_CB_SHORT_FLT_CB2_SHORT_FLT_MASK)
- #define **MC33771C_CB_SHORT_FLT_CB2_SHORT_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_SHORT_FLT_CB2_SHORT_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_SHORT_FLT_CB3_SHORT_FLT_SHIFT** (0x2U)
- #define **MC33771C_CB_SHORT_FLT_CB3_SHORT_FLT_MASK** (0x4U)

- #define **MC33771C_CB_SHORT_FLT_CB3_SHORT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_SHORT_FLT_CB3_SHORT_FLT_SHIFT) & MC33771C_CB_SHORT_FLT_CB3_SHORT_FLT_MASK)
- #define **MC33771C_CB_SHORT_FLT_CB3_SHORT_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_SHORT_FLT_CB3_SHORT_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_SHORT_FLT_CB4_SHORT_FLT_SHIFT** (0x3U)
- #define **MC33771C_CB_SHORT_FLT_CB4_SHORT_FLT_MASK** (0x8U)
- #define **MC33771C_CB_SHORT_FLT_CB4_SHORT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_SHORT_FLT_CB4_SHORT_FLT_SHIFT) & MC33771C_CB_SHORT_FLT_CB4_SHORT_FLT_MASK)
- #define **MC33771C_CB_SHORT_FLT_CB4_SHORT_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_SHORT_FLT_CB4_SHORT_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_SHORT_FLT_CB5_SHORT_FLT_SHIFT** (0x4U)
- #define **MC33771C_CB_SHORT_FLT_CB5_SHORT_FLT_MASK** (0x10U)
- #define **MC33771C_CB_SHORT_FLT_CB5_SHORT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_SHORT_FLT_CB5_SHORT_FLT_SHIFT) & MC33771C_CB_SHORT_FLT_CB5_SHORT_FLT_MASK)
- #define **MC33771C_CB_SHORT_FLT_CB5_SHORT_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_SHORT_FLT_CB5_SHORT_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_SHORT_FLT_CB6_SHORT_FLT_SHIFT** (0x5U)
- #define **MC33771C_CB_SHORT_FLT_CB6_SHORT_FLT_MASK** (0x20U)
- #define **MC33771C_CB_SHORT_FLT_CB6_SHORT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_SHORT_FLT_CB6_SHORT_FLT_SHIFT) & MC33771C_CB_SHORT_FLT_CB6_SHORT_FLT_MASK)
- #define **MC33771C_CB_SHORT_FLT_CB6_SHORT_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_SHORT_FLT_CB6_SHORT_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_SHORT_FLT_CB7_SHORT_FLT_SHIFT** (0x6U)
- #define **MC33771C_CB_SHORT_FLT_CB7_SHORT_FLT_MASK** (0x40U)
- #define **MC33771C_CB_SHORT_FLT_CB7_SHORT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_SHORT_FLT_CB7_SHORT_FLT_SHIFT) & MC33771C_CB_SHORT_FLT_CB7_SHORT_FLT_MASK)
- #define **MC33771C_CB_SHORT_FLT_CB7_SHORT_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_SHORT_FLT_CB7_SHORT_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_SHORT_FLT_CB8_SHORT_FLT_SHIFT** (0x7U)
- #define **MC33771C_CB_SHORT_FLT_CB8_SHORT_FLT_MASK** (0x80U)
- #define **MC33771C_CB_SHORT_FLT_CB8_SHORT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_SHORT_FLT_CB8_SHORT_FLT_SHIFT) & MC33771C_CB_SHORT_FLT_CB8_SHORT_FLT_MASK)
- #define **MC33771C_CB_SHORT_FLT_CB8_SHORT_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_SHORT_FLT_CB8_SHORT_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_SHORT_FLT_CB9_SHORT_FLT_SHIFT** (0x8U)
- #define **MC33771C_CB_SHORT_FLT_CB9_SHORT_FLT_MASK** (0x100U)
- #define **MC33771C_CB_SHORT_FLT_CB9_SHORT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_SHORT_FLT_CB9_SHORT_FLT_SHIFT) & MC33771C_CB_SHORT_FLT_CB9_SHORT_FLT_MASK)
- #define **MC33771C_CB_SHORT_FLT_CB9_SHORT_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_SHORT_FLT_CB9_SHORT_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_SHORT_FLT_CB10_SHORT_FLT_SHIFT** (0x9U)
- #define **MC33771C_CB_SHORT_FLT_CB10_SHORT_FLT_MASK** (0x200U)

- #define **MC33771C_CB_SHORT_FLT_CB10_SHORT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_SHORT_FLT_CB10_SHORT_FLT_SHIFT) & MC33771C_CB_SHORT_FLT_CB10_SHORT_FLT_MASK)
- #define **MC33771C_CB_SHORT_FLT_CB10_SHORT_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_SHORT_FLT_CB10_SHORT_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_SHORT_FLT_CB11_SHORT_FLT_SHIFT** (0xAU)
- #define **MC33771C_CB_SHORT_FLT_CB11_SHORT_FLT_MASK** (0x400U)
- #define **MC33771C_CB_SHORT_FLT_CB11_SHORT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_SHORT_FLT_CB11_SHORT_FLT_SHIFT) & MC33771C_CB_SHORT_FLT_CB11_SHORT_FLT_MASK)
- #define **MC33771C_CB_SHORT_FLT_CB11_SHORT_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_SHORT_FLT_CB11_SHORT_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_SHORT_FLT_CB12_SHORT_FLT_SHIFT** (0xBU)
- #define **MC33771C_CB_SHORT_FLT_CB12_SHORT_FLT_MASK** (0x800U)
- #define **MC33771C_CB_SHORT_FLT_CB12_SHORT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_SHORT_FLT_CB12_SHORT_FLT_SHIFT) & MC33771C_CB_SHORT_FLT_CB12_SHORT_FLT_MASK)
- #define **MC33771C_CB_SHORT_FLT_CB12_SHORT_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_SHORT_FLT_CB12_SHORT_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_SHORT_FLT_CB13_SHORT_FLT_SHIFT** (0xCU)
- #define **MC33771C_CB_SHORT_FLT_CB13_SHORT_FLT_MASK** (0x1000U)
- #define **MC33771C_CB_SHORT_FLT_CB13_SHORT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_SHORT_FLT_CB13_SHORT_FLT_SHIFT) & MC33771C_CB_SHORT_FLT_CB13_SHORT_FLT_MASK)
- #define **MC33771C_CB_SHORT_FLT_CB13_SHORT_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_SHORT_FLT_CB13_SHORT_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_SHORT_FLT_CB14_SHORT_FLT_SHIFT** (0xDU)
- #define **MC33771C_CB_SHORT_FLT_CB14_SHORT_FLT_MASK** (0x2000U)
- #define **MC33771C_CB_SHORT_FLT_CB14_SHORT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_SHORT_FLT_CB14_SHORT_FLT_SHIFT) & MC33771C_CB_SHORT_FLT_CB14_SHORT_FLT_MASK)
- #define **MC33771C_CB_SHORT_FLT_CB14_SHORT_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_SHORT_FLT_CB14_SHORT_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_DRV_STS_OFFSET** (0x1CU)
- #define **MC33771C_CB_DRV_STS_POR_VAL** (0x0U)
- #define **MC33771C_CB_DRV_STS_CB1_STS_SHIFT** (0x0U)
- #define **MC33771C_CB_DRV_STS_CB1_STS_MASK** (0x1U)
- #define **MC33771C_CB_DRV_STS_CB1_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_DRV_STS_CB1_STS_SHIFT) & MC33771C_CB_DRV_STS_CB1_STS_MASK)
- #define **MC33771C_CB_DRV_STS_CB1_STS_FALSE_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_DRV_STS_CB1_STS_TRUE_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_DRV_STS_CB2_STS_SHIFT** (0x1U)
- #define **MC33771C_CB_DRV_STS_CB2_STS_MASK** (0x2U)
- #define **MC33771C_CB_DRV_STS_CB2_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_DRV_STS_CB2_STS_SHIFT) & MC33771C_CB_DRV_STS_CB2_STS_MASK)
- #define **MC33771C_CB_DRV_STS_CB2_STS_FALSE_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_DRV_STS_CB2_STS_TRUE_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_DRV_STS_CB3_STS_SHIFT** (0x2U)
- #define **MC33771C_CB_DRV_STS_CB3_STS_MASK** (0x4U)

- #define **MC33771C_CB_DRV_STS_CB3_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_DRV_STS_CB3_STS_SHIFT) & MC33771C_CB_DRV_STS_CB3_STS_MASK)
- #define **MC33771C_CB_DRV_STS_CB3_STS_FALSE_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_DRV_STS_CB3_STS_TRUE_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_DRV_STS_CB4_STS_SHIFT** (0x3U)
- #define **MC33771C_CB_DRV_STS_CB4_STS_MASK** (0x8U)
- #define **MC33771C_CB_DRV_STS_CB4_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_DRV_STS_CB4_STS_SHIFT) & MC33771C_CB_DRV_STS_CB4_STS_MASK)
- #define **MC33771C_CB_DRV_STS_CB4_STS_FALSE_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_DRV_STS_CB4_STS_TRUE_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_DRV_STS_CB5_STS_SHIFT** (0x4U)
- #define **MC33771C_CB_DRV_STS_CB5_STS_MASK** (0x10U)
- #define **MC33771C_CB_DRV_STS_CB5_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_DRV_STS_CB5_STS_SHIFT) & MC33771C_CB_DRV_STS_CB5_STS_MASK)
- #define **MC33771C_CB_DRV_STS_CB5_STS_FALSE_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_DRV_STS_CB5_STS_TRUE_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_DRV_STS_CB6_STS_SHIFT** (0x5U)
- #define **MC33771C_CB_DRV_STS_CB6_STS_MASK** (0x20U)
- #define **MC33771C_CB_DRV_STS_CB6_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_DRV_STS_CB6_STS_SHIFT) & MC33771C_CB_DRV_STS_CB6_STS_MASK)
- #define **MC33771C_CB_DRV_STS_CB6_STS_FALSE_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_DRV_STS_CB6_STS_TRUE_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_DRV_STS_CB7_STS_SHIFT** (0x6U)
- #define **MC33771C_CB_DRV_STS_CB7_STS_MASK** (0x40U)
- #define **MC33771C_CB_DRV_STS_CB7_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_DRV_STS_CB7_STS_SHIFT) & MC33771C_CB_DRV_STS_CB7_STS_MASK)
- #define **MC33771C_CB_DRV_STS_CB7_STS_FALSE_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_DRV_STS_CB7_STS_TRUE_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_DRV_STS_CB8_STS_SHIFT** (0x7U)
- #define **MC33771C_CB_DRV_STS_CB8_STS_MASK** (0x80U)
- #define **MC33771C_CB_DRV_STS_CB8_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_DRV_STS_CB8_STS_SHIFT) & MC33771C_CB_DRV_STS_CB8_STS_MASK)
- #define **MC33771C_CB_DRV_STS_CB8_STS_FALSE_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_DRV_STS_CB8_STS_TRUE_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_DRV_STS_CB9_STS_SHIFT** (0x8U)
- #define **MC33771C_CB_DRV_STS_CB9_STS_MASK** (0x100U)
- #define **MC33771C_CB_DRV_STS_CB9_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_DRV_STS_CB9_STS_SHIFT) & MC33771C_CB_DRV_STS_CB9_STS_MASK)
- #define **MC33771C_CB_DRV_STS_CB9_STS_FALSE_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_DRV_STS_CB9_STS_TRUE_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_DRV_STS_CB10_STS_SHIFT** (0x9U)
- #define **MC33771C_CB_DRV_STS_CB10_STS_MASK** (0x200U)
- #define **MC33771C_CB_DRV_STS_CB10_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_DRV_STS_CB10_STS_SHIFT) & MC33771C_CB_DRV_STS_CB10_STS_MASK)
- #define **MC33771C_CB_DRV_STS_CB10_STS_FALSE_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_DRV_STS_CB10_STS_TRUE_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_DRV_STS_CB11_STS_SHIFT** (0xAU)
- #define **MC33771C_CB_DRV_STS_CB11_STS_MASK** (0x400U)

- #define **MC33771C_CB_DRV_STS_CB11_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_DRV_STS_CB11_STS_SHIFT) & MC33771C_CB_DRV_STS_CB11_STS_MASK)
- #define **MC33771C_CB_DRV_STS_CB11_STS_FALSE_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_DRV_STS_CB11_STS_TRUE_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_DRV_STS_CB12_STS_SHIFT** (0xBU)
- #define **MC33771C_CB_DRV_STS_CB12_STS_MASK** (0x800U)
- #define **MC33771C_CB_DRV_STS_CB12_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_DRV_STS_CB12_STS_SHIFT) & MC33771C_CB_DRV_STS_CB12_STS_MASK)
- #define **MC33771C_CB_DRV_STS_CB12_STS_FALSE_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_DRV_STS_CB12_STS_TRUE_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_DRV_STS_CB13_STS_SHIFT** (0xCU)
- #define **MC33771C_CB_DRV_STS_CB13_STS_MASK** (0x1000U)
- #define **MC33771C_CB_DRV_STS_CB13_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_DRV_STS_CB13_STS_SHIFT) & MC33771C_CB_DRV_STS_CB13_STS_MASK)
- #define **MC33771C_CB_DRV_STS_CB13_STS_FALSE_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_DRV_STS_CB13_STS_TRUE_ENUM_VAL** (0x1U)
- #define **MC33771C_CB_DRV_STS_CB14_STS_SHIFT** (0xDU)
- #define **MC33771C_CB_DRV_STS_CB14_STS_MASK** (0x2000U)
- #define **MC33771C_CB_DRV_STS_CB14_STS**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CB_DRV_STS_CB14_STS_SHIFT) & MC33771C_CB_DRV_STS_CB14_STS_MASK)
- #define **MC33771C_CB_DRV_STS_CB14_STS_FALSE_ENUM_VAL** (0x0U)
- #define **MC33771C_CB_DRV_STS_CB14_STS_TRUE_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_CFG1_OFFSET** (0x1DU)
- #define **MC33771C_GPIO_CFG1_POR_VAL** (0x0U)
- #define **MC33771C_GPIO_CFG1_GPIO0_CFG_SHIFT** (0x0U)
- #define **MC33771C_GPIO_CFG1_GPIO0_CFG_MASK** (0x3U)
- #define **MC33771C_GPIO_CFG1_GPIO0_CFG**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_CFG1_GPIO0_CFG_SHIFT) & MC33771C_GPIO_CFG1_GPIO0_CFG_MASK)
- #define **MC33771C_GPIO_CFG1_GPIO0_CFG_ANALOG_RATIO_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_CFG1_GPIO0_CFG_ANALOG_ABS_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_CFG1_GPIO0_CFG_DIGITAL_IN_ENUM_VAL** (0x2U)
- #define **MC33771C_GPIO_CFG1_GPIO0_CFG_DIGITAL_OUT_ENUM_VAL** (0x3U)
- #define **MC33771C_GPIO_CFG1_GPIO1_CFG_SHIFT** (0x2U)
- #define **MC33771C_GPIO_CFG1_GPIO1_CFG_MASK** (0xCU)
- #define **MC33771C_GPIO_CFG1_GPIO1_CFG**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_CFG1_GPIO1_CFG_SHIFT) & MC33771C_GPIO_CFG1_GPIO1_CFG_MASK)
- #define **MC33771C_GPIO_CFG1_GPIO1_CFG_ANALOG_RATIO_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_CFG1_GPIO1_CFG_ANALOG_ABS_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_CFG1_GPIO1_CFG_DIGITAL_IN_ENUM_VAL** (0x2U)
- #define **MC33771C_GPIO_CFG1_GPIO1_CFG_DIGITAL_OUT_ENUM_VAL** (0x3U)
- #define **MC33771C_GPIO_CFG1_GPIO2_CFG_SHIFT** (0x4U)
- #define **MC33771C_GPIO_CFG1_GPIO2_CFG_MASK** (0x30U)
- #define **MC33771C_GPIO_CFG1_GPIO2_CFG**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_CFG1_GPIO2_CFG_SHIFT) & MC33771C_GPIO_CFG1_GPIO2_CFG_MASK)
- #define **MC33771C_GPIO_CFG1_GPIO2_CFG_ANALOG_RATIO_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_CFG1_GPIO2_CFG_ANALOG_ABS_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_CFG1_GPIO2_CFG_DIGITAL_IN_ENUM_VAL** (0x2U)
- #define **MC33771C_GPIO_CFG1_GPIO2_CFG_DIGITAL_OUT_ENUM_VAL** (0x3U)
- #define **MC33771C_GPIO_CFG1_GPIO3_CFG_SHIFT** (0x6U)
- #define **MC33771C_GPIO_CFG1_GPIO3_CFG_MASK** (0xC0U)

- #define **MC33771C_GPIO_CFG1_GPIO3_CFG**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_CFG1_GPIO3_CFG_SHIFT) & MC33771C_GPIO_CFG1_GPIO3_CFG_MASK)
- #define **MC33771C_GPIO_CFG1_GPIO3_CFG_ANALOG_RATIO_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_CFG1_GPIO3_CFG_ANALOG_ABS_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_CFG1_GPIO3_CFG_DIGITAL_IN_ENUM_VAL** (0x2U)
- #define **MC33771C_GPIO_CFG1_GPIO3_CFG_DIGITAL_OUT_ENUM_VAL** (0x3U)
- #define **MC33771C_GPIO_CFG1_GPIO4_CFG_SHIFT** (0x8U)
- #define **MC33771C_GPIO_CFG1_GPIO4_CFG_MASK** (0x300U)
- #define **MC33771C_GPIO_CFG1_GPIO4_CFG**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_CFG1_GPIO4_CFG_SHIFT) & MC33771C_GPIO_CFG1_GPIO4_CFG_MASK)
- #define **MC33771C_GPIO_CFG1_GPIO4_CFG_ANALOG_RATIO_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_CFG1_GPIO4_CFG_ANALOG_ABS_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_CFG1_GPIO4_CFG_DIGITAL_IN_ENUM_VAL** (0x2U)
- #define **MC33771C_GPIO_CFG1_GPIO4_CFG_DIGITAL_OUT_ENUM_VAL** (0x3U)
- #define **MC33771C_GPIO_CFG1_GPIO5_CFG_SHIFT** (0xAU)
- #define **MC33771C_GPIO_CFG1_GPIO5_CFG_MASK** (0xC00U)
- #define **MC33771C_GPIO_CFG1_GPIO5_CFG**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_CFG1_GPIO5_CFG_SHIFT) & MC33771C_GPIO_CFG1_GPIO5_CFG_MASK)
- #define **MC33771C_GPIO_CFG1_GPIO5_CFG_ANALOG_RATIO_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_CFG1_GPIO5_CFG_ANALOG_ABS_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_CFG1_GPIO5_CFG_DIGITAL_IN_ENUM_VAL** (0x2U)
- #define **MC33771C_GPIO_CFG1_GPIO5_CFG_DIGITAL_OUT_ENUM_VAL** (0x3U)
- #define **MC33771C_GPIO_CFG1_GPIO6_CFG_SHIFT** (0xCU)
- #define **MC33771C_GPIO_CFG1_GPIO6_CFG_MASK** (0x3000U)
- #define **MC33771C_GPIO_CFG1_GPIO6_CFG**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_CFG1_GPIO6_CFG_SHIFT) & MC33771C_GPIO_CFG1_GPIO6_CFG_MASK)
- #define **MC33771C_GPIO_CFG1_GPIO6_CFG_ANALOG_RATIO_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_CFG1_GPIO6_CFG_ANALOG_ABS_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_CFG1_GPIO6_CFG_DIGITAL_IN_ENUM_VAL** (0x2U)
- #define **MC33771C_GPIO_CFG1_GPIO6_CFG_DIGITAL_OUT_ENUM_VAL** (0x3U)
- #define **MC33771C_GPIO_CFG2_OFFSET** (0x1EU)
- #define **MC33771C_GPIO_CFG2_POR_VAL** (0x0U)
- #define **MC33771C_GPIO_CFG2_GPIO0_DR_SHIFT** (0x0U)
- #define **MC33771C_GPIO_CFG2_GPIO0_DR_MASK** (0x1U)
- #define **MC33771C_GPIO_CFG2_GPIO0_DR**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_CFG2_GPIO0_DR_SHIFT) & MC33771C_GPIO_CFG2_GPIO0_DR_MASK)
- #define **MC33771C_GPIO_CFG2_GPIO0_DR_LOW_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_CFG2_GPIO0_DR_HIGH_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_CFG2_GPIO1_DR_SHIFT** (0x1U)
- #define **MC33771C_GPIO_CFG2_GPIO1_DR_MASK** (0x2U)
- #define **MC33771C_GPIO_CFG2_GPIO1_DR**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_CFG2_GPIO1_DR_SHIFT) & MC33771C_GPIO_CFG2_GPIO1_DR_MASK)
- #define **MC33771C_GPIO_CFG2_GPIO1_DR_LOW_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_CFG2_GPIO1_DR_HIGH_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_CFG2_GPIO2_DR_SHIFT** (0x2U)
- #define **MC33771C_GPIO_CFG2_GPIO2_DR_MASK** (0x4U)
- #define **MC33771C_GPIO_CFG2_GPIO2_DR**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_CFG2_GPIO2_DR_SHIFT) & MC33771C_GPIO_CFG2_GPIO2_DR_MASK)
- #define **MC33771C_GPIO_CFG2_GPIO2_DR_LOW_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_CFG2_GPIO2_DR_HIGH_ENUM_VAL** (0x1U)

- #define **MC33771C_GPIO_CFG2_GPIO3_DR_SHIFT** (0x3U)
- #define **MC33771C_GPIO_CFG2_GPIO3_DR_MASK** (0x8U)
- #define **MC33771C_GPIO_CFG2_GPIO3_DR**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_CFG2_GPIO3_DR_SHIFT) & MC33771C_GPIO_CFG2_GPIO3_DR_MASK)
- #define **MC33771C_GPIO_CFG2_GPIO3_DR_LOW_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_CFG2_GPIO3_DR_HIGH_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_CFG2_GPIO4_DR_SHIFT** (0x4U)
- #define **MC33771C_GPIO_CFG2_GPIO4_DR_MASK** (0x10U)
- #define **MC33771C_GPIO_CFG2_GPIO4_DR**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_CFG2_GPIO4_DR_SHIFT) & MC33771C_GPIO_CFG2_GPIO4_DR_MASK)
- #define **MC33771C_GPIO_CFG2_GPIO4_DR_LOW_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_CFG2_GPIO4_DR_HIGH_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_CFG2_GPIO5_DR_SHIFT** (0x5U)
- #define **MC33771C_GPIO_CFG2_GPIO5_DR_MASK** (0x20U)
- #define **MC33771C_GPIO_CFG2_GPIO5_DR**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_CFG2_GPIO5_DR_SHIFT) & MC33771C_GPIO_CFG2_GPIO5_DR_MASK)
- #define **MC33771C_GPIO_CFG2_GPIO5_DR_LOW_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_CFG2_GPIO5_DR_HIGH_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_CFG2_GPIO6_DR_SHIFT** (0x6U)
- #define **MC33771C_GPIO_CFG2_GPIO6_DR_MASK** (0x40U)
- #define **MC33771C_GPIO_CFG2_GPIO6_DR**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_CFG2_GPIO6_DR_SHIFT) & MC33771C_GPIO_CFG2_GPIO6_DR_MASK)
- #define **MC33771C_GPIO_CFG2_GPIO6_DR_LOW_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_CFG2_GPIO6_DR_HIGH_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_CFG2_GPIO0_FLT_ACT_SHIFT** (0x7U)
- #define **MC33771C_GPIO_CFG2_GPIO0_FLT_ACT_MASK** (0x80U)
- #define **MC33771C_GPIO_CFG2_GPIO0_FLT_ACT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_CFG2_GPIO0_FLT_ACT_SHIFT) & MC33771C_GPIO_CFG2_GPIO0_FLT_ACT_MASK)
- #define **MC33771C_GPIO_CFG2_GPIO0_FLT_ACT_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_CFG2_GPIO0_FLT_ACT_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_CFG2_GPIO0_WU_SHIFT** (0x8U)
- #define **MC33771C_GPIO_CFG2_GPIO0_WU_MASK** (0x100U)
- #define **MC33771C_GPIO_CFG2_GPIO0_WU**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_CFG2_GPIO0_WU_SHIFT) & MC33771C_GPIO_CFG2_GPIO0_WU_MASK)
- #define **MC33771C_GPIO_CFG2_GPIO0_WU_NO_WAKEUP_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_CFG2_GPIO0_WU_WAKEUP_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_CFG2_GPIO2_SOC_SHIFT** (0x9U)
- #define **MC33771C_GPIO_CFG2_GPIO2_SOC_MASK** (0x200U)
- #define **MC33771C_GPIO_CFG2_GPIO2_SOC**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_CFG2_GPIO2_SOC_SHIFT) & MC33771C_GPIO_CFG2_GPIO2_SOC_MASK)
- #define **MC33771C_GPIO_CFG2_GPIO2_SOC_ADC_TRG_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_CFG2_GPIO2_SOC_ADC_TRG_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_STS_OFFSET** (0x1FU)
- #define **MC33771C_GPIO_STS_POR_VAL** (0x0U)
- #define **MC33771C_GPIO_STS_GPIO0_ST_SHIFT** (0x0U)
- #define **MC33771C_GPIO_STS_GPIO0_ST_MASK** (0x1U)
- #define **MC33771C_GPIO_STS_GPIO0_ST**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_STS_GPIO0_ST_SHIFT) & MC33771C_GPIO_STS_GPIO0_ST_MASK)
- #define **MC33771C_GPIO_STS_GPIO0_ST_REPORT_LOW_ENUM_VAL** (0x0U)

- #define **MC33771C_GPIO_STS_GPIO0_ST_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_STS_GPIO1_ST_SHIFT** (0x1U)
- #define **MC33771C_GPIO_STS_GPIO1_ST_MASK** (0x2U)
- #define **MC33771C_GPIO_STS_GPIO1_ST**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_STS_GPIO1_ST_SHIFT) & MC33771C_GPIO_STS_GPIO1_ST_MASK)
- #define **MC33771C_GPIO_STS_GPIO1_ST_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_STS_GPIO1_ST_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_STS_GPIO2_ST_SHIFT** (0x2U)
- #define **MC33771C_GPIO_STS_GPIO2_ST_MASK** (0x4U)
- #define **MC33771C_GPIO_STS_GPIO2_ST**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_STS_GPIO2_ST_SHIFT) & MC33771C_GPIO_STS_GPIO2_ST_MASK)
- #define **MC33771C_GPIO_STS_GPIO2_ST_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_STS_GPIO2_ST_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_STS_GPIO3_ST_SHIFT** (0x3U)
- #define **MC33771C_GPIO_STS_GPIO3_ST_MASK** (0x8U)
- #define **MC33771C_GPIO_STS_GPIO3_ST**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_STS_GPIO3_ST_SHIFT) & MC33771C_GPIO_STS_GPIO3_ST_MASK)
- #define **MC33771C_GPIO_STS_GPIO3_ST_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_STS_GPIO3_ST_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_STS_GPIO4_ST_SHIFT** (0x4U)
- #define **MC33771C_GPIO_STS_GPIO4_ST_MASK** (0x10U)
- #define **MC33771C_GPIO_STS_GPIO4_ST**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_STS_GPIO4_ST_SHIFT) & MC33771C_GPIO_STS_GPIO4_ST_MASK)
- #define **MC33771C_GPIO_STS_GPIO4_ST_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_STS_GPIO4_ST_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_STS_GPIO5_ST_SHIFT** (0x5U)
- #define **MC33771C_GPIO_STS_GPIO5_ST_MASK** (0x20U)
- #define **MC33771C_GPIO_STS_GPIO5_ST**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_STS_GPIO5_ST_SHIFT) & MC33771C_GPIO_STS_GPIO5_ST_MASK)
- #define **MC33771C_GPIO_STS_GPIO5_ST_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_STS_GPIO5_ST_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_STS_GPIO6_ST_SHIFT** (0x6U)
- #define **MC33771C_GPIO_STS_GPIO6_ST_MASK** (0x40U)
- #define **MC33771C_GPIO_STS_GPIO6_ST**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_STS_GPIO6_ST_SHIFT) & MC33771C_GPIO_STS_GPIO6_ST_MASK)
- #define **MC33771C_GPIO_STS_GPIO6_ST_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_STS_GPIO6_ST_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_STS_GPIO0_H_SHIFT** (0x8U)
- #define **MC33771C_GPIO_STS_GPIO0_H_MASK** (0x100U)
- #define **MC33771C_GPIO_STS_GPIO0_H**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_STS_GPIO0_H_SHIFT) & MC33771C_GPIO_STS_GPIO0_H_MASK)
- #define **MC33771C_GPIO_STS_GPIO0_H_NOT_DETECTED_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_STS_GPIO0_H_DETECTED_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_STS_GPIO1_H_SHIFT** (0x9U)
- #define **MC33771C_GPIO_STS_GPIO1_H_MASK** (0x200U)
- #define **MC33771C_GPIO_STS_GPIO1_H**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_STS_GPIO1_H_SHIFT) & MC33771C_GPIO_STS_GPIO1_H_MASK)
- #define **MC33771C_GPIO_STS_GPIO1_H_NOT_DETECTED_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_STS_GPIO1_H_DETECTED_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_STS_GPIO2_H_SHIFT** (0xAU)
- #define **MC33771C_GPIO_STS_GPIO2_H_MASK** (0x400U)
- #define **MC33771C_GPIO_STS_GPIO2_H**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_STS_GPIO2_H_SHIFT) & MC33771C_GPIO_STS_GPIO2_H_MASK)
- #define **MC33771C_GPIO_STS_GPIO2_H_NOT_DETECTED_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_STS_GPIO2_H_DETECTED_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_STS_GPIO3_H_SHIFT** (0xBU)
- #define **MC33771C_GPIO_STS_GPIO3_H_MASK** (0x800U)

- #define **MC33771C_GPIO_STS_GPIO3_H**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_STS_GPIO3_H_SHIFT) & MC33771C_GPIO_STS_GPIO3_H_MASK)
- #define **MC33771C_GPIO_STS_GPIO3_H_NOT_DETECTED_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_STS_GPIO3_H_DETECTED_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_STS_GPIO4_H_SHIFT** (0xCU)
- #define **MC33771C_GPIO_STS_GPIO4_H_MASK** (0x1000U)
- #define **MC33771C_GPIO_STS_GPIO4_H**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_STS_GPIO4_H_SHIFT) & MC33771C_GPIO_STS_GPIO4_H_MASK)
- #define **MC33771C_GPIO_STS_GPIO4_H_NOT_DETECTED_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_STS_GPIO4_H_DETECTED_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_STS_GPIO5_H_SHIFT** (0xDU)
- #define **MC33771C_GPIO_STS_GPIO5_H_MASK** (0x2000U)
- #define **MC33771C_GPIO_STS_GPIO5_H**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_STS_GPIO5_H_SHIFT) & MC33771C_GPIO_STS_GPIO5_H_MASK)
- #define **MC33771C_GPIO_STS_GPIO5_H_NOT_DETECTED_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_STS_GPIO5_H_DETECTED_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_STS_GPIO6_H_SHIFT** (0xEU)
- #define **MC33771C_GPIO_STS_GPIO6_H_MASK** (0x4000U)
- #define **MC33771C_GPIO_STS_GPIO6_H**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_STS_GPIO6_H_SHIFT) & MC33771C_GPIO_STS_GPIO6_H_MASK)
- #define **MC33771C_GPIO_STS_GPIO6_H_NOT_DETECTED_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_STS_GPIO6_H_DETECTED_ENUM_VAL** (0x1U)
- #define **MC33771C_AN_OT_UT_FLT_OFFSET** (0x20U)
- #define **MC33771C_AN_OT_UT_FLT_POR_VAL** (0x0U)
- #define **MC33771C_AN_OT_UT_FLT_AN0_UT_SHIFT** (0x0U)
- #define **MC33771C_AN_OT_UT_FLT_AN0_UT_MASK** (0x1U)
- #define **MC33771C_AN_OT_UT_FLT_AN0_UT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_AN_OT_UT_FLT_AN0_UT_SHIFT) & MC33771C_AN_OT_UT_FLT_AN0_UT_MASK)
- #define **MC33771C_AN_OT_UT_FLT_AN0_UT_NO_UNDERTEMP_ENUM_VAL** (0x0U)
- #define **MC33771C_AN_OT_UT_FLT_AN0_UT_UNDERTEMP_ENUM_VAL** (0x1U)
- #define **MC33771C_AN_OT_UT_FLT_AN1_UT_SHIFT** (0x1U)
- #define **MC33771C_AN_OT_UT_FLT_AN1_UT_MASK** (0x2U)
- #define **MC33771C_AN_OT_UT_FLT_AN1_UT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_AN_OT_UT_FLT_AN1_UT_SHIFT) & MC33771C_AN_OT_UT_FLT_AN1_UT_MASK)
- #define **MC33771C_AN_OT_UT_FLT_AN1_UT_NO_UNDERTEMP_ENUM_VAL** (0x0U)
- #define **MC33771C_AN_OT_UT_FLT_AN1_UT_UNDERTEMP_ENUM_VAL** (0x1U)
- #define **MC33771C_AN_OT_UT_FLT_AN2_UT_SHIFT** (0x2U)
- #define **MC33771C_AN_OT_UT_FLT_AN2_UT_MASK** (0x4U)
- #define **MC33771C_AN_OT_UT_FLT_AN2_UT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_AN_OT_UT_FLT_AN2_UT_SHIFT) & MC33771C_AN_OT_UT_FLT_AN2_UT_MASK)
- #define **MC33771C_AN_OT_UT_FLT_AN2_UT_NO_UNDERTEMP_ENUM_VAL** (0x0U)
- #define **MC33771C_AN_OT_UT_FLT_AN2_UT_UNDERTEMP_ENUM_VAL** (0x1U)
- #define **MC33771C_AN_OT_UT_FLT_AN3_UT_SHIFT** (0x3U)
- #define **MC33771C_AN_OT_UT_FLT_AN3_UT_MASK** (0x8U)
- #define **MC33771C_AN_OT_UT_FLT_AN3_UT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_AN_OT_UT_FLT_AN3_UT_SHIFT) & MC33771C_AN_OT_UT_FLT_AN3_UT_MASK)
- #define **MC33771C_AN_OT_UT_FLT_AN3_UT_NO_UNDERTEMP_ENUM_VAL** (0x0U)
- #define **MC33771C_AN_OT_UT_FLT_AN3_UT_UNDERTEMP_ENUM_VAL** (0x1U)
- #define **MC33771C_AN_OT_UT_FLT_AN4_UT_SHIFT** (0x4U)
- #define **MC33771C_AN_OT_UT_FLT_AN4_UT_MASK** (0x10U)
- #define **MC33771C_AN_OT_UT_FLT_AN4_UT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_AN_OT_UT_FLT_AN4_UT_SHIFT) & MC33771C_AN_OT_UT_FLT_AN4_UT_MASK)

- #define **MC33771C_AN_OT_UT_FLT_AN4_UT_NO_UNDERTEMP_ENUM_VAL** (0x0U)
- #define **MC33771C_AN_OT_UT_FLT_AN4_UT_UNDERTEMP_ENUM_VAL** (0x1U)
- #define **MC33771C_AN_OT_UT_FLT_AN5_UT_SHIFT** (0x5U)
- #define **MC33771C_AN_OT_UT_FLT_AN5_UT_MASK** (0x20U)
- #define **MC33771C_AN_OT_UT_FLT_AN5_UT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_AN_OT_UT_FLT_AN5_UT_SHIFT) & MC33771C_AN_OT_UT_FLT_AN5_UT_MASK)
- #define **MC33771C_AN_OT_UT_FLT_AN5_UT_NO_UNDERTEMP_ENUM_VAL** (0x0U)
- #define **MC33771C_AN_OT_UT_FLT_AN5_UT_UNDERTEMP_ENUM_VAL** (0x1U)
- #define **MC33771C_AN_OT_UT_FLT_AN6_UT_SHIFT** (0x6U)
- #define **MC33771C_AN_OT_UT_FLT_AN6_UT_MASK** (0x40U)
- #define **MC33771C_AN_OT_UT_FLT_AN6_UT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_AN_OT_UT_FLT_AN6_UT_SHIFT) & MC33771C_AN_OT_UT_FLT_AN6_UT_MASK)
- #define **MC33771C_AN_OT_UT_FLT_AN6_UT_NO_UNDERTEMP_ENUM_VAL** (0x0U)
- #define **MC33771C_AN_OT_UT_FLT_AN6_UT_UNDERTEMP_ENUM_VAL** (0x1U)
- #define **MC33771C_AN_OT_UT_FLT_AN0_OT_SHIFT** (0x8U)
- #define **MC33771C_AN_OT_UT_FLT_AN0_OT_MASK** (0x100U)
- #define **MC33771C_AN_OT_UT_FLT_AN0_OT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_AN_OT_UT_FLT_AN0_OT_SHIFT) & MC33771C_AN_OT_UT_FLT_AN0_OT_MASK)
- #define **MC33771C_AN_OT_UT_FLT_AN0_OT_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33771C_AN_OT_UT_FLT_AN0_OT_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33771C_AN_OT_UT_FLT_AN1_OT_SHIFT** (0x9U)
- #define **MC33771C_AN_OT_UT_FLT_AN1_OT_MASK** (0x200U)
- #define **MC33771C_AN_OT_UT_FLT_AN1_OT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_AN_OT_UT_FLT_AN1_OT_SHIFT) & MC33771C_AN_OT_UT_FLT_AN1_OT_MASK)
- #define **MC33771C_AN_OT_UT_FLT_AN1_OT_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33771C_AN_OT_UT_FLT_AN1_OT_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33771C_AN_OT_UT_FLT_AN2_OT_SHIFT** (0xAU)
- #define **MC33771C_AN_OT_UT_FLT_AN2_OT_MASK** (0x400U)
- #define **MC33771C_AN_OT_UT_FLT_AN2_OT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_AN_OT_UT_FLT_AN2_OT_SHIFT) & MC33771C_AN_OT_UT_FLT_AN2_OT_MASK)
- #define **MC33771C_AN_OT_UT_FLT_AN2_OT_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33771C_AN_OT_UT_FLT_AN2_OT_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33771C_AN_OT_UT_FLT_AN3_OT_SHIFT** (0xBU)
- #define **MC33771C_AN_OT_UT_FLT_AN3_OT_MASK** (0x800U)
- #define **MC33771C_AN_OT_UT_FLT_AN3_OT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_AN_OT_UT_FLT_AN3_OT_SHIFT) & MC33771C_AN_OT_UT_FLT_AN3_OT_MASK)
- #define **MC33771C_AN_OT_UT_FLT_AN3_OT_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33771C_AN_OT_UT_FLT_AN3_OT_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33771C_AN_OT_UT_FLT_AN4_OT_SHIFT** (0xCU)
- #define **MC33771C_AN_OT_UT_FLT_AN4_OT_MASK** (0x1000U)
- #define **MC33771C_AN_OT_UT_FLT_AN4_OT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_AN_OT_UT_FLT_AN4_OT_SHIFT) & MC33771C_AN_OT_UT_FLT_AN4_OT_MASK)
- #define **MC33771C_AN_OT_UT_FLT_AN4_OT_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33771C_AN_OT_UT_FLT_AN4_OT_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33771C_AN_OT_UT_FLT_AN5_OT_SHIFT** (0xDU)
- #define **MC33771C_AN_OT_UT_FLT_AN5_OT_MASK** (0x2000U)
- #define **MC33771C_AN_OT_UT_FLT_AN5_OT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_AN_OT_UT_FLT_AN5_OT_SHIFT) & MC33771C_AN_OT_UT_FLT_AN5_OT_MASK)
- #define **MC33771C_AN_OT_UT_FLT_AN5_OT_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33771C_AN_OT_UT_FLT_AN5_OT_REPORT_HIGH_ENUM_VAL** (0x1U)

- #define **MC33771C_AN_OT_UT_FLT_AN6_OT_SHIFT** (0xEU)
- #define **MC33771C_AN_OT_UT_FLT_AN6_OT_MASK** (0x4000U)
- #define **MC33771C_AN_OT_UT_FLT_AN6_OT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_AN_OT_UT_FLT_AN6_OT_SHIFT) & MC33771C_AN_OT_UT_FLT_AN6_OT_MASK)
- #define **MC33771C_AN_OT_UT_FLT_AN6_OT_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33771C_AN_OT_UT_FLT_AN6_OT_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_OFFSET** (0x21U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_POR_VAL** (0x0U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN0_OPEN_SHIFT** (0x0U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN0_OPEN_MASK** (0x1U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN0_OPEN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN0_OPEN_SHIFT) & MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN0_OPEN_MASK)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN0_OPEN_NO_OPEN_LOAD_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN0_OPEN_OPEN_LOAD_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN1_OPEN_SHIFT** (0x1U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN1_OPEN_MASK** (0x2U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN1_OPEN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN1_OPEN_SHIFT) & MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN1_OPEN_MASK)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN1_OPEN_NO_OPEN_LOAD_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN1_OPEN_OPEN_LOAD_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN2_OPEN_SHIFT** (0x2U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN2_OPEN_MASK** (0x4U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN2_OPEN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN2_OPEN_SHIFT) & MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN2_OPEN_MASK)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN2_OPEN_NO_OPEN_LOAD_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN2_OPEN_OPEN_LOAD_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN3_OPEN_SHIFT** (0x3U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN3_OPEN_MASK** (0x8U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN3_OPEN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN3_OPEN_SHIFT) & MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN3_OPEN_MASK)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN3_OPEN_NO_OPEN_LOAD_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN3_OPEN_OPEN_LOAD_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN4_OPEN_SHIFT** (0x4U)

- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN4_OPEN_MASK** (0x10U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN4_OPEN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN4_OPEN_SHIFT) & MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN4_OPEN_MASK)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN4_OPEN_NO_OPEN_LOAD_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN4_OPEN_OPEN_LOAD_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN5_OPEN_SHIFT** (0x5U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN5_OPEN_MASK** (0x20U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN5_OPEN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN5_OPEN_SHIFT) & MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN5_OPEN_MASK)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN5_OPEN_NO_OPEN_LOAD_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN5_OPEN_OPEN_LOAD_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN6_OPEN_SHIFT** (0x6U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN6_OPEN_MASK** (0x40U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN6_OPEN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN6_OPEN_SHIFT) & MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN6_OPEN_MASK)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN6_OPEN_NO_OPEN_LOAD_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_AN6_OPEN_OPEN_LOAD_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO0_SH_SHIFT** (0x8U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO0_SH_MASK** (0x100U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO0_SH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO0_SH_SHIFT) & MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO0_SH_MASK)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO0_SH_NO_SHORT_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO0_SH_SHORT_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO1_SH_SHIFT** (0x9U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO1_SH_MASK** (0x200U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO1_SH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO1_SH_SHIFT) & MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO1_SH_MASK)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO1_SH_NO_SHORT_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO1_SH_SHORT_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO2_SH_SHIFT** (0xAU)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO2_SH_MASK** (0x400U)

- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO2_SH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO2_SH_SHIFT) & MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO2_SH_MASK)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO2_SH_NO_SHORT_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO2_SH_SHORT_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO3_SH_SHIFT** (0xBU)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO3_SH_MASK** (0x800U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO3_SH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO3_SH_SHIFT) & MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO3_SH_MASK)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO3_SH_NO_SHORT_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO3_SH_SHORT_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO4_SH_SHIFT** (0xCU)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO4_SH_MASK** (0x1000U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO4_SH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO4_SH_SHIFT) & MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO4_SH_MASK)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO4_SH_NO_SHORT_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO4_SH_SHORT_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO5_SH_SHIFT** (0xDU)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO5_SH_MASK** (0x2000U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO5_SH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO5_SH_SHIFT) & MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO5_SH_MASK)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO5_SH_NO_SHORT_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO5_SH_SHORT_ENUM_VAL** (0x1U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO6_SH_SHIFT** (0xEU)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO6_SH_MASK** (0x4000U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO6_SH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO6_SH_SHIFT) & MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO6_SH_MASK)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO6_SH_NO_SHORT_ENUM_VAL** (0x0U)
- #define **MC33771C_GPIO_SHORT_ANX_OPEN_STS_GPIO6_SH_SHORT_ENUM_VAL** (0x1U)
- #define **MC33771C_I_STATUS_OFFSET** (0x22U)
- #define **MC33771C_I_STATUS_POR_VAL** (0x0U)
- #define **MC33771C_I_STATUS_PGA_DAC_SHIFT** (0x8U)
- #define **MC33771C_I_STATUS_PGA_DAC_MASK** (0xFF00U)

- #define **MC33771C_I_STATUS_PGA_DAC**(x) ((uint16_t)((uint16_t)(x) << MC33771C_I_STATUS_PGA_DAC_SHIFT) & MC33771C_I_STATUS_PGA_DAC_MASK)
- #define **MC33771C_I_STATUS_PGA_DAC_INIT_VALUE_ENUM_VAL** (0x0U)
- #define **MC33771C_COM_STATUS_OFFSET** (0x23U)
- #define **MC33771C_COM_STATUS_POR_VAL** (0x0U)
- #define **MC33771C_COM_STATUS_COM_ERR_COUNT_SHIFT** (0x8U)
- #define **MC33771C_COM_STATUS_COM_ERR_COUNT_MASK** (0xFF00U)
- #define **MC33771C_COM_STATUS_COM_ERR_COUNT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_COM_STATUS_COM_ERR_COUNT_SHIFT) & MC33771C_COM_STATUS_COM_ERR_COUNT_MASK)
- #define **MC33771C_COM_STATUS_COM_ERR_COUNT_COMM_ERR_OVF_ENUM_VAL** (0xFFU)
- #define **MC33771C_FAULT1_STATUS_OFFSET** (0x24U)
- #define **MC33771C_FAULT1_STATUS_POR_VAL** (0x8000U)
- #define **MC33771C_FAULT1_STATUS_CT_UV_FLT_SHIFT** (0x0U)
- #define **MC33771C_FAULT1_STATUS_CT_UV_FLT_MASK** (0x1U)
- #define **MC33771C_FAULT1_STATUS_CT_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT1_STATUS_CT_UV_FLT_SHIFT) & MC33771C_FAULT1_STATUS_CT_UV_FLT_MASK)
- #define **MC33771C_FAULT1_STATUS_CT_UV_FLT_NO_UNDERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT1_STATUS_CT_UV_FLT_UNDERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT1_STATUS_CT_OV_FLT_SHIFT** (0x1U)
- #define **MC33771C_FAULT1_STATUS_CT_OV_FLT_MASK** (0x2U)
- #define **MC33771C_FAULT1_STATUS_CT_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT1_STATUS_CT_OV_FLT_SHIFT) & MC33771C_FAULT1_STATUS_CT_OV_FLT_MASK)
- #define **MC33771C_FAULT1_STATUS_CT_OV_FLT_NO_OVERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT1_STATUS_CT_OV_FLT_OVERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT1_STATUS_AN_UT_FLT_SHIFT** (0x2U)
- #define **MC33771C_FAULT1_STATUS_AN_UT_FLT_MASK** (0x4U)
- #define **MC33771C_FAULT1_STATUS_AN_UT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT1_STATUS_AN_UT_FLT_SHIFT) & MC33771C_FAULT1_STATUS_AN_UT_FLT_MASK)
- #define **MC33771C_FAULT1_STATUS_AN_UT_FLT_NO_UNDERTEMP_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT1_STATUS_AN_UT_FLT_UNDERTEMP_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT1_STATUS_AN_OT_FLT_SHIFT** (0x3U)
- #define **MC33771C_FAULT1_STATUS_AN_OT_FLT_MASK** (0x8U)
- #define **MC33771C_FAULT1_STATUS_AN_OT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT1_STATUS_AN_OT_FLT_SHIFT) & MC33771C_FAULT1_STATUS_AN_OT_FLT_MASK)
- #define **MC33771C_FAULT1_STATUS_AN_OT_FLT_NO_OVERTEMP_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT1_STATUS_AN_OT_FLT_OVERTEMP_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT1_STATUS_IS_OC_FLT_SHIFT** (0x4U)
- #define **MC33771C_FAULT1_STATUS_IS_OC_FLT_MASK** (0x10U)
- #define **MC33771C_FAULT1_STATUS_IS_OC_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT1_STATUS_IS_OC_FLT_SHIFT) & MC33771C_FAULT1_STATUS_IS_OC_FLT_MASK)

- #define **MC33771C_FAULT1_STATUS_IS_OC_FLT_NO_OVERCURRENT_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT1_STATUS_IS_OC_FLT_OVERCURRENT_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT1_STATUS_IS_OL_FLT_SHIFT** (0x5U)
- #define **MC33771C_FAULT1_STATUS_IS_OL_FLT_MASK** (0x20U)
- #define **MC33771C_FAULT1_STATUS_IS_OL_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT1_STATUS_IS_OL_FLT_SHIFT) & MC33771C_FAULT1_STATUS_IS_OL_FLT_MASK)
- #define **MC33771C_FAULT1_STATUS_IS_OL_FLT_NO_OPEN_LOAD_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT1_STATUS_IS_OL_FLT_OPEN_LOAD_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT1_STATUS_I2C_ERR_FLT_SHIFT** (0x6U)
- #define **MC33771C_FAULT1_STATUS_I2C_ERR_FLT_MASK** (0x40U)
- #define **MC33771C_FAULT1_STATUS_I2C_ERR_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT1_STATUS_I2C_ERR_FLT_SHIFT) & MC33771C_FAULT1_STATUS_I2C_ERR_FLT_MASK)
- #define **MC33771C_FAULT1_STATUS_I2C_ERR_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT1_STATUS_I2C_ERR_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT1_STATUS_GPIO0_WUP_FLT_SHIFT** (0x7U)
- #define **MC33771C_FAULT1_STATUS_GPIO0_WUP_FLT_MASK** (0x80U)
- #define **MC33771C_FAULT1_STATUS_GPIO0_WUP_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT1_STATUS_GPIO0_WUP_FLT_SHIFT) & MC33771C_FAULT1_STATUS_GPIO0_WUP_FLT_MASK)
- #define **MC33771C_FAULT1_STATUS_GPIO0_WUP_FLT_NO_WAKEUP_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT1_STATUS_GPIO0_WUP_FLT_WAKEUP_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT1_STATUS_CSB_WUP_FLT_SHIFT** (0x8U)
- #define **MC33771C_FAULT1_STATUS_CSB_WUP_FLT_MASK** (0x100U)
- #define **MC33771C_FAULT1_STATUS_CSB_WUP_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT1_STATUS_CSB_WUP_FLT_SHIFT) & MC33771C_FAULT1_STATUS_CSB_WUP_FLT_MASK)
- #define **MC33771C_FAULT1_STATUS_CSB_WUP_FLT_NO_WAKEUP_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT1_STATUS_CSB_WUP_FLT_WAKEUP_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT1_STATUS_COM_ERR_FLT_SHIFT** (0x9U)
- #define **MC33771C_FAULT1_STATUS_COM_ERR_FLT_MASK** (0x200U)
- #define **MC33771C_FAULT1_STATUS_COM_ERR_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT1_STATUS_COM_ERR_FLT_SHIFT) & MC33771C_FAULT1_STATUS_COM_ERR_FLT_MASK)
- #define **MC33771C_FAULT1_STATUS_COM_ERR_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT1_STATUS_COM_ERR_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT1_STATUS_COM_LOSS_FLT_SHIFT** (0xAU)
- #define **MC33771C_FAULT1_STATUS_COM_LOSS_FLT_MASK** (0x400U)
- #define **MC33771C_FAULT1_STATUS_COM_LOSS_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT1_STATUS_COM_LOSS_FLT_SHIFT) & MC33771C_FAULT1_STATUS_COM_LOSS_FLT_MASK)
- #define **MC33771C_FAULT1_STATUS_COM_LOSS_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT1_STATUS_COM_LOSS_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT1_STATUS_VPWR_LV_FLT_SHIFT** (0xBU)
- #define **MC33771C_FAULT1_STATUS_VPWR_LV_FLT_MASK** (0x800U)
- #define **MC33771C_FAULT1_STATUS_VPWR_LV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT1_STATUS_VPWR_LV_FLT_SHIFT) & MC33771C_FAULT1_STATUS_VPWR_LV_FLT_MASK)

- #define **MC33771C_FAULT1_STATUS_VPWR_LV_FLT_NO_LV_DETECTED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT1_STATUS_VPWR_LV_FLT_LV_DETECTED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT1_STATUS_VPWR_OV_FLT_SHIFT** (0xCU)
- #define **MC33771C_FAULT1_STATUS_VPWR_OV_FLT_MASK** (0x1000U)
- #define **MC33771C_FAULT1_STATUS_VPWR_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT1_STATUS_VPWR_OV_FLT_SHIFT) & MC33771C_FAULT1_STATUS_VPWR_OV_FLT_MASK)
- #define **MC33771C_FAULT1_STATUS_VPWR_OV_FLT_NO_OVERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT1_STATUS_VPWR_OV_FLT_OVERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT1_STATUS_COM_ERR_OVR_FLT_SHIFT** (0xDU)
- #define **MC33771C_FAULT1_STATUS_COM_ERR_OVR_FLT_MASK** (0x2000U)
- #define **MC33771C_FAULT1_STATUS_COM_ERR_OVR_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT1_STATUS_COM_ERR_OVR_FLT_SHIFT) & MC33771C_FAULT1_STATUS_COM_ERR_OVR_FLT_MASK)
- #define **MC33771C_FAULT1_STATUS_COM_ERR_OVR_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT1_STATUS_COM_ERR_OVR_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT1_STATUS_RESET_FLT_SHIFT** (0xEU)
- #define **MC33771C_FAULT1_STATUS_RESET_FLT_MASK** (0x4000U)
- #define **MC33771C_FAULT1_STATUS_RESET_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT1_STATUS_RESET_FLT_SHIFT) & MC33771C_FAULT1_STATUS_RESET_FLT_MASK)
- #define **MC33771C_FAULT1_STATUS_RESET_FLT_NO_RESET_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT1_STATUS_RESET_FLT_RESET_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT1_STATUS_POR_SHIFT** (0xFU)
- #define **MC33771C_FAULT1_STATUS_POR_MASK** (0x8000U)
- #define **MC33771C_FAULT1_STATUS_POR**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT1_STATUS_POR_SHIFT) & MC33771C_FAULT1_STATUS_POR_MASK)
- #define **MC33771C_FAULT1_STATUS_POR_NO_POR_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT1_STATUS_POR_POR_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT2_STATUS_OFFSET** (0x25U)
- #define **MC33771C_FAULT2_STATUS_POR_VAL** (0x0U)
- #define **MC33771C_FAULT2_STATUS_FUSE_ERR_FLT_SHIFT** (0x0U)
- #define **MC33771C_FAULT2_STATUS_FUSE_ERR_FLT_MASK** (0x1U)
- #define **MC33771C_FAULT2_STATUS_FUSE_ERR_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT2_STATUS_FUSE_ERR_FLT_SHIFT) & MC33771C_FAULT2_STATUS_FUSE_ERR_FLT_MASK)
- #define **MC33771C_FAULT2_STATUS_FUSE_ERR_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT2_STATUS_FUSE_ERR_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT2_STATUS_DED_ERR_FLT_SHIFT** (0x1U)
- #define **MC33771C_FAULT2_STATUS_DED_ERR_FLT_MASK** (0x2U)
- #define **MC33771C_FAULT2_STATUS_DED_ERR_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT2_STATUS_DED_ERR_FLT_SHIFT) & MC33771C_FAULT2_STATUS_DED_ERR_FLT_MASK)
- #define **MC33771C_FAULT2_STATUS_DED_ERR_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT2_STATUS_DED_ERR_FLT_ERROR_ENUM_VAL** (0x1U)

- #define **MC33771C_FAULT2_STATUS_OSC_ERR_FLT_SHIFT** (0x2U)
- #define **MC33771C_FAULT2_STATUS_OSC_ERR_FLT_MASK** (0x4U)
- #define **MC33771C_FAULT2_STATUS_OSC_ERR_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT2_STATUS_OSC_ERR_FLT_SHIFT) & MC33771C_FAULT2_STATUS_OSC_ERR_FLT_MASK)
- #define **MC33771C_FAULT2_STATUS_OSC_ERR_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT2_STATUS_OSC_ERR_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT2_STATUS_CB_OPEN_FLT_SHIFT** (0x3U)
- #define **MC33771C_FAULT2_STATUS_CB_OPEN_FLT_MASK** (0x8U)
- #define **MC33771C_FAULT2_STATUS_CB_OPEN_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT2_STATUS_CB_OPEN_FLT_SHIFT) & MC33771C_FAULT2_STATUS_CB_OPEN_FLT_MASK)
- #define **MC33771C_FAULT2_STATUS_CB_OPEN_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT2_STATUS_CB_OPEN_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT2_STATUS_CB_SHORT_FLT_SHIFT** (0x4U)
- #define **MC33771C_FAULT2_STATUS_CB_SHORT_FLT_MASK** (0x10U)
- #define **MC33771C_FAULT2_STATUS_CB_SHORT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT2_STATUS_CB_SHORT_FLT_SHIFT) & MC33771C_FAULT2_STATUS_CB_SHORT_FLT_MASK)
- #define **MC33771C_FAULT2_STATUS_CB_SHORT_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT2_STATUS_CB_SHORT_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT2_STATUS_GPIO_SHORT_FLT_SHIFT** (0x5U)
- #define **MC33771C_FAULT2_STATUS_GPIO_SHORT_FLT_MASK** (0x20U)
- #define **MC33771C_FAULT2_STATUS_GPIO_SHORT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT2_STATUS_GPIO_SHORT_FLT_SHIFT) & MC33771C_FAULT2_STATUS_GPIO_SHORT_FLT_MASK)
- #define **MC33771C_FAULT2_STATUS_GPIO_SHORT_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT2_STATUS_GPIO_SHORT_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT2_STATUS_AN_OPEN_FLT_SHIFT** (0x6U)
- #define **MC33771C_FAULT2_STATUS_AN_OPEN_FLT_MASK** (0x40U)
- #define **MC33771C_FAULT2_STATUS_AN_OPEN_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT2_STATUS_AN_OPEN_FLT_SHIFT) & MC33771C_FAULT2_STATUS_AN_OPEN_FLT_MASK)
- #define **MC33771C_FAULT2_STATUS_AN_OPEN_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT2_STATUS_AN_OPEN_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT2_STATUS_IDLE_MODE_FLT_SHIFT** (0x7U)
- #define **MC33771C_FAULT2_STATUS_IDLE_MODE_FLT_MASK** (0x80U)
- #define **MC33771C_FAULT2_STATUS_IDLE_MODE_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT2_STATUS_IDLE_MODE_FLT_SHIFT) & MC33771C_FAULT2_STATUS_IDLE_MODE_FLT_MASK)
- #define **MC33771C_FAULT2_STATUS_IDLE_MODE_FLT_NO_NOTIFICATION_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT2_STATUS_IDLE_MODE_FLT_NOTIFICATION_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT2_STATUS_IC_TSD_FLT_SHIFT** (0x8U)
- #define **MC33771C_FAULT2_STATUS_IC_TSD_FLT_MASK** (0x100U)
- #define **MC33771C_FAULT2_STATUS_IC_TSD_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT2_STATUS_IC_TSD_FLT_SHIFT) & MC33771C_FAULT2_STATUS_IC_TSD_FLT_MASK)
- #define **MC33771C_FAULT2_STATUS_IC_TSD_FLT_NO_ERROR_ENUM_VAL** (0x0U)

- #define **MC33771C_FAULT2_STATUS_IC_TSD_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT2_STATUS_GND_LOSS_FLT_SHIFT** (0x9U)
- #define **MC33771C_FAULT2_STATUS_GND_LOSS_FLT_MASK** (0x200U)
- #define **MC33771C_FAULT2_STATUS_GND_LOSS_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT2_STATUS_GND_LOSS_FLT_SHIFT) & MC33771C_FAULT2_STATUS_GND_LOSS_FLT_MASK)
- #define **MC33771C_FAULT2_STATUS_GND_LOSS_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT2_STATUS_GND_LOSS_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT2_STATUS_ADC1_A_FLT_SHIFT** (0xAU)
- #define **MC33771C_FAULT2_STATUS_ADC1_A_FLT_MASK** (0x400U)
- #define **MC33771C_FAULT2_STATUS_ADC1_A_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT2_STATUS_ADC1_A_FLT_SHIFT) & MC33771C_FAULT2_STATUS_ADC1_A_FLT_MASK)
- #define **MC33771C_FAULT2_STATUS_ADC1_A_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT2_STATUS_ADC1_A_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT2_STATUS_ADC1_B_FLT_SHIFT** (0xBU)
- #define **MC33771C_FAULT2_STATUS_ADC1_B_FLT_MASK** (0x800U)
- #define **MC33771C_FAULT2_STATUS_ADC1_B_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT2_STATUS_ADC1_B_FLT_SHIFT) & MC33771C_FAULT2_STATUS_ADC1_B_FLT_MASK)
- #define **MC33771C_FAULT2_STATUS_ADC1_B_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT2_STATUS_ADC1_B_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT2_STATUS_VANA_UV_FLT_SHIFT** (0xCU)
- #define **MC33771C_FAULT2_STATUS_VANA_UV_FLT_MASK** (0x1000U)
- #define **MC33771C_FAULT2_STATUS_VANA_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT2_STATUS_VANA_UV_FLT_SHIFT) & MC33771C_FAULT2_STATUS_VANA_UV_FLT_MASK)
- #define **MC33771C_FAULT2_STATUS_VANA_UV_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT2_STATUS_VANA_UV_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT2_STATUS_VANA_OV_FLT_SHIFT** (0xDU)
- #define **MC33771C_FAULT2_STATUS_VANA_OV_FLT_MASK** (0x2000U)
- #define **MC33771C_FAULT2_STATUS_VANA_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT2_STATUS_VANA_OV_FLT_SHIFT) & MC33771C_FAULT2_STATUS_VANA_OV_FLT_MASK)
- #define **MC33771C_FAULT2_STATUS_VANA_OV_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT2_STATUS_VANA_OV_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT2_STATUS_VCOM_UV_FLT_SHIFT** (0xEU)
- #define **MC33771C_FAULT2_STATUS_VCOM_UV_FLT_MASK** (0x4000U)
- #define **MC33771C_FAULT2_STATUS_VCOM_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT2_STATUS_VCOM_UV_FLT_SHIFT) & MC33771C_FAULT2_STATUS_VCOM_UV_FLT_MASK)
- #define **MC33771C_FAULT2_STATUS_VCOM_UV_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT2_STATUS_VCOM_UV_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT2_STATUS_VCOM_OV_FLT_SHIFT** (0xFU)
- #define **MC33771C_FAULT2_STATUS_VCOM_OV_FLT_MASK** (0x8000U)
- #define **MC33771C_FAULT2_STATUS_VCOM_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT2_STATUS_VCOM_OV_FLT_SHIFT) & MC33771C_FAULT2_STATUS_VCOM_OV_FLT_MASK)
- #define **MC33771C_FAULT2_STATUS_VCOM_OV_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT2_STATUS_VCOM_OV_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT3_STATUS_OFFSET** (0x26U)
- #define **MC33771C_FAULT3_STATUS_POR_VAL** (0x0U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB1_SHIFT** (0x0U)

- #define **MC33771C_FAULT3_STATUS_EOT_CB1_MASK** (0x1U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB1**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT3_STATUS_EOT_CB1_SHIFT) & MC33771C_FAULT3_STATUS_EOT_CB1_MASK)
- #define **MC33771C_FAULT3_STATUS_EOT_CB1_NO_TIMEOUT_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB1_TIMEOUT_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB2_SHIFT** (0x1U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB2_MASK** (0x2U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB2**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT3_STATUS_EOT_CB2_SHIFT) & MC33771C_FAULT3_STATUS_EOT_CB2_MASK)
- #define **MC33771C_FAULT3_STATUS_EOT_CB2_NO_TIMEOUT_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB2_TIMEOUT_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB3_SHIFT** (0x2U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB3_MASK** (0x4U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB3**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT3_STATUS_EOT_CB3_SHIFT) & MC33771C_FAULT3_STATUS_EOT_CB3_MASK)
- #define **MC33771C_FAULT3_STATUS_EOT_CB3_NO_TIMEOUT_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB3_TIMEOUT_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB4_SHIFT** (0x3U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB4_MASK** (0x8U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB4**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT3_STATUS_EOT_CB4_SHIFT) & MC33771C_FAULT3_STATUS_EOT_CB4_MASK)
- #define **MC33771C_FAULT3_STATUS_EOT_CB4_NO_TIMEOUT_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB4_TIMEOUT_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB5_SHIFT** (0x4U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB5_MASK** (0x10U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB5**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT3_STATUS_EOT_CB5_SHIFT) & MC33771C_FAULT3_STATUS_EOT_CB5_MASK)
- #define **MC33771C_FAULT3_STATUS_EOT_CB5_NO_TIMEOUT_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB5_TIMEOUT_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB6_SHIFT** (0x5U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB6_MASK** (0x20U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB6**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT3_STATUS_EOT_CB6_SHIFT) & MC33771C_FAULT3_STATUS_EOT_CB6_MASK)
- #define **MC33771C_FAULT3_STATUS_EOT_CB6_NO_TIMEOUT_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB6_TIMEOUT_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB7_SHIFT** (0x6U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB7_MASK** (0x40U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB7**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT3_STATUS_EOT_CB7_SHIFT) & MC33771C_FAULT3_STATUS_EOT_CB7_MASK)
- #define **MC33771C_FAULT3_STATUS_EOT_CB7_NO_TIMEOUT_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB7_TIMEOUT_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB8_SHIFT** (0x7U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB8_MASK** (0x80U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB8**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT3_STATUS_EOT_CB8_SHIFT) & MC33771C_FAULT3_STATUS_EOT_CB8_MASK)
- #define **MC33771C_FAULT3_STATUS_EOT_CB8_NO_TIMEOUT_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB8_TIMEOUT_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB9_SHIFT** (0x8U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB9_MASK** (0x100U)

- #define **MC33771C_FAULT3_STATUS_EOT_CB9**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT3_STATUS_EOT_CB9_SHIFT) & MC33771C_FAULT3_STATUS_EOT_CB9_MASK)
- #define **MC33771C_FAULT3_STATUS_EOT_CB9_NO_TIMEOUT_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB9_TIMEOUT_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB10_SHIFT** (0x9U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB10_MASK** (0x200U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB10**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT3_STATUS_EOT_CB10_SHIFT) & MC33771C_FAULT3_STATUS_EOT_CB10_MASK)
- #define **MC33771C_FAULT3_STATUS_EOT_CB10_NO_TIMEOUT_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB10_TIMEOUT_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB11_SHIFT** (0xAU)
- #define **MC33771C_FAULT3_STATUS_EOT_CB11_MASK** (0x400U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB11**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT3_STATUS_EOT_CB11_SHIFT) & MC33771C_FAULT3_STATUS_EOT_CB11_MASK)
- #define **MC33771C_FAULT3_STATUS_EOT_CB11_NO_TIMEOUT_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB11_TIMEOUT_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB12_SHIFT** (0xBU)
- #define **MC33771C_FAULT3_STATUS_EOT_CB12_MASK** (0x800U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB12**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT3_STATUS_EOT_CB12_SHIFT) & MC33771C_FAULT3_STATUS_EOT_CB12_MASK)
- #define **MC33771C_FAULT3_STATUS_EOT_CB12_NO_TIMEOUT_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB12_TIMEOUT_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB13_SHIFT** (0xCU)
- #define **MC33771C_FAULT3_STATUS_EOT_CB13_MASK** (0x1000U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB13**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT3_STATUS_EOT_CB13_SHIFT) & MC33771C_FAULT3_STATUS_EOT_CB13_MASK)
- #define **MC33771C_FAULT3_STATUS_EOT_CB13_NO_TIMEOUT_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB13_TIMEOUT_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB14_SHIFT** (0xDU)
- #define **MC33771C_FAULT3_STATUS_EOT_CB14_MASK** (0x2000U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB14**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT3_STATUS_EOT_CB14_SHIFT) & MC33771C_FAULT3_STATUS_EOT_CB14_MASK)
- #define **MC33771C_FAULT3_STATUS_EOT_CB14_NO_TIMEOUT_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT3_STATUS_EOT_CB14_TIMEOUT_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT3_STATUS_DIAG_TO_FLT_SHIFT** (0xEU)
- #define **MC33771C_FAULT3_STATUS_DIAG_TO_FLT_MASK** (0x4000U)
- #define **MC33771C_FAULT3_STATUS_DIAG_TO_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT3_STATUS_DIAG_TO_FLT_SHIFT) & MC33771C_FAULT3_STATUS_DIAG_TO_FLT_MASK)
- #define **MC33771C_FAULT3_STATUS_DIAG_TO_FLT_NO_TIMEOUT_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT3_STATUS_DIAG_TO_FLT_TIMEOUT_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT3_STATUS_CC_OVR_FLT_SHIFT** (0xFU)
- #define **MC33771C_FAULT3_STATUS_CC_OVR_FLT_MASK** (0x8000U)
- #define **MC33771C_FAULT3_STATUS_CC_OVR_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT3_STATUS_CC_OVR_FLT_SHIFT) & MC33771C_FAULT3_STATUS_CC_OVR_FLT_MASK)
- #define **MC33771C_FAULT3_STATUS_CC_OVR_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT3_STATUS_CC_OVR_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK1_OFFSET** (0x27U)
- #define **MC33771C_FAULT_MASK1_POR_VAL** (0x0U)

- #define **MC33771C_FAULT_MASK1_CT_UV_FLT_MASK_0_F_SHIFT** (0x0U)
- #define **MC33771C_FAULT_MASK1_CT_UV_FLT_MASK_0_F_MASK** (0x1U)
- #define **MC33771C_FAULT_MASK1_CT_UV_FLT_MASK_0_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK1_CT_UV_FLT_MASK_0_F_SHIFT) & MC33771C_FAULT_MASK1_CT_UV_FLT_MASK_0_F_MASK)
- #define **MC33771C_FAULT_MASK1_CT_UV_FLT_MASK_0_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK1_CT_UV_FLT_MASK_0_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK1_CT_OV_FLT_MASK_1_F_SHIFT** (0x1U)
- #define **MC33771C_FAULT_MASK1_CT_OV_FLT_MASK_1_F_MASK** (0x2U)
- #define **MC33771C_FAULT_MASK1_CT_OV_FLT_MASK_1_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK1_CT_OV_FLT_MASK_1_F_SHIFT) & MC33771C_FAULT_MASK1_CT_OV_FLT_MASK_1_F_MASK)
- #define **MC33771C_FAULT_MASK1_CT_OV_FLT_MASK_1_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK1_CT_OV_FLT_MASK_1_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK1_AN_UT_FLT_MASK_2_F_SHIFT** (0x2U)
- #define **MC33771C_FAULT_MASK1_AN_UT_FLT_MASK_2_F_MASK** (0x4U)
- #define **MC33771C_FAULT_MASK1_AN_UT_FLT_MASK_2_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK1_AN_UT_FLT_MASK_2_F_SHIFT) & MC33771C_FAULT_MASK1_AN_UT_FLT_MASK_2_F_MASK)
- #define **MC33771C_FAULT_MASK1_AN_UT_FLT_MASK_2_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK1_AN_UT_FLT_MASK_2_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK1_AN_OT_FLT_MASK_3_F_SHIFT** (0x3U)
- #define **MC33771C_FAULT_MASK1_AN_OT_FLT_MASK_3_F_MASK** (0x8U)
- #define **MC33771C_FAULT_MASK1_AN_OT_FLT_MASK_3_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK1_AN_OT_FLT_MASK_3_F_SHIFT) & MC33771C_FAULT_MASK1_AN_OT_FLT_MASK_3_F_MASK)
- #define **MC33771C_FAULT_MASK1_AN_OT_FLT_MASK_3_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK1_AN_OT_FLT_MASK_3_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK1_IS_OC_FLT_MASK_4_F_SHIFT** (0x4U)
- #define **MC33771C_FAULT_MASK1_IS_OC_FLT_MASK_4_F_MASK** (0x10U)
- #define **MC33771C_FAULT_MASK1_IS_OC_FLT_MASK_4_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK1_IS_OC_FLT_MASK_4_F_SHIFT) & MC33771C_FAULT_MASK1_IS_OC_FLT_MASK_4_F_MASK)
- #define **MC33771C_FAULT_MASK1_IS_OC_FLT_MASK_4_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK1_IS_OC_FLT_MASK_4_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK1_IS_OL_FLT_MASK_5_F_SHIFT** (0x5U)
- #define **MC33771C_FAULT_MASK1_IS_OL_FLT_MASK_5_F_MASK** (0x20U)
- #define **MC33771C_FAULT_MASK1_IS_OL_FLT_MASK_5_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK1_IS_OL_FLT_MASK_5_F_SHIFT) & MC33771C_FAULT_MASK1_IS_OL_FLT_MASK_5_F_MASK)
- #define **MC33771C_FAULT_MASK1_IS_OL_FLT_MASK_5_F_NOT_MASKED_ENUM_VAL** (0x0U)

- #define **MC33771C_FAULT_MASK1_IS_OL_FLT_MASK_5_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK1_I2C_ERR_FLT_MASK_6_F_SHIFT** (0x6U)
- #define **MC33771C_FAULT_MASK1_I2C_ERR_FLT_MASK_6_F_MASK** (0x40U)
- #define **MC33771C_FAULT_MASK1_I2C_ERR_FLT_MASK_6_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK1_I2C_ERR_FLT_MASK_6_F_SHIFT) & MC33771C_FAULT_MASK1_I2C_ERR_FLT_MASK_6_F_MASK)
- #define **MC33771C_FAULT_MASK1_I2C_ERR_FLT_MASK_6_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK1_I2C_ERR_FLT_MASK_6_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK1_GPIO0_WUP_FLT_MASK_7_F_SHIFT** (0x7U)
- #define **MC33771C_FAULT_MASK1_GPIO0_WUP_FLT_MASK_7_F_MASK** (0x80U)
- #define **MC33771C_FAULT_MASK1_GPIO0_WUP_FLT_MASK_7_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK1_GPIO0_WUP_FLT_MASK_7_F_SHIFT) & MC33771C_FAULT_MASK1_GPIO0_WUP_FLT_MASK_7_F_MASK)
- #define **MC33771C_FAULT_MASK1_GPIO0_WUP_FLT_MASK_7_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK1_GPIO0_WUP_FLT_MASK_7_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK1_CSB_WUP_FLT_MASK_8_F_SHIFT** (0x8U)
- #define **MC33771C_FAULT_MASK1_CSB_WUP_FLT_MASK_8_F_MASK** (0x100U)
- #define **MC33771C_FAULT_MASK1_CSB_WUP_FLT_MASK_8_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK1_CSB_WUP_FLT_MASK_8_F_SHIFT) & MC33771C_FAULT_MASK1_CSB_WUP_FLT_MASK_8_F_MASK)
- #define **MC33771C_FAULT_MASK1_CSB_WUP_FLT_MASK_8_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK1_CSB_WUP_FLT_MASK_8_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK1_COM_ERR_FLT_MASK_9_F_SHIFT** (0x9U)
- #define **MC33771C_FAULT_MASK1_COM_ERR_FLT_MASK_9_F_MASK** (0x200U)
- #define **MC33771C_FAULT_MASK1_COM_ERR_FLT_MASK_9_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK1_COM_ERR_FLT_MASK_9_F_SHIFT) & MC33771C_FAULT_MASK1_COM_ERR_FLT_MASK_9_F_MASK)
- #define **MC33771C_FAULT_MASK1_COM_ERR_FLT_MASK_9_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK1_COM_ERR_FLT_MASK_9_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK1_COM_LOSS_FLT_MASK_10_F_SHIFT** (0xAU)
- #define **MC33771C_FAULT_MASK1_COM_LOSS_FLT_MASK_10_F_MASK** (0x400U)
- #define **MC33771C_FAULT_MASK1_COM_LOSS_FLT_MASK_10_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK1_COM_LOSS_FLT_MASK_10_F_SHIFT) & MC33771C_FAULT_MASK1_COM_LOSS_FLT_MASK_10_F_MASK)
- #define **MC33771C_FAULT_MASK1_COM_LOSS_FLT_MASK_10_F_NOT_MASKED_ENUM_VAL** (0x0U)

- #define **MC33771C_FAULT_MASK1_COM_LOSS_FLT_MASK_10_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK1_VPWR_LV_FLT_MASK_11_F_SHIFT** (0xBU)
- #define **MC33771C_FAULT_MASK1_VPWR_LV_FLT_MASK_11_F_MASK** (0x800U)
- #define **MC33771C_FAULT_MASK1_VPWR_LV_FLT_MASK_11_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK1_VPWR_LV_FLT_MASK_11_F_SHIFT) & MC33771C_FAULT_MASK1_VPWR_LV_FLT_MASK_11_F_MASK)
- #define **MC33771C_FAULT_MASK1_VPWR_LV_FLT_MASK_11_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK1_VPWR_LV_FLT_MASK_11_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK1_VPWR_OV_FLT_MASK_12_F_SHIFT** (0xCU)
- #define **MC33771C_FAULT_MASK1_VPWR_OV_FLT_MASK_12_F_MASK** (0x1000U)
- #define **MC33771C_FAULT_MASK1_VPWR_OV_FLT_MASK_12_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK1_VPWR_OV_FLT_MASK_12_F_SHIFT) & MC33771C_FAULT_MASK1_VPWR_OV_FLT_MASK_12_F_MASK)
- #define **MC33771C_FAULT_MASK1_VPWR_OV_FLT_MASK_12_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK1_VPWR_OV_FLT_MASK_12_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK2_OFFSET** (0x28U)
- #define **MC33771C_FAULT_MASK2_POR_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK2_FUSE_ERR_FLT_MASK_0_F_SHIFT** (0x0U)
- #define **MC33771C_FAULT_MASK2_FUSE_ERR_FLT_MASK_0_F_MASK** (0x1U)
- #define **MC33771C_FAULT_MASK2_FUSE_ERR_FLT_MASK_0_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK2_FUSE_ERR_FLT_MASK_0_F_SHIFT) & MC33771C_FAULT_MASK2_FUSE_ERR_FLT_MASK_0_F_MASK)
- #define **MC33771C_FAULT_MASK2_FUSE_ERR_FLT_MASK_0_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK2_FUSE_ERR_FLT_MASK_0_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK2_DED_ERR_FLT_MASK_1_F_SHIFT** (0x1U)
- #define **MC33771C_FAULT_MASK2_DED_ERR_FLT_MASK_1_F_MASK** (0x2U)
- #define **MC33771C_FAULT_MASK2_DED_ERR_FLT_MASK_1_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK2_DED_ERR_FLT_MASK_1_F_SHIFT) & MC33771C_FAULT_MASK2_DED_ERR_FLT_MASK_1_F_MASK)
- #define **MC33771C_FAULT_MASK2_DED_ERR_FLT_MASK_1_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK2_DED_ERR_FLT_MASK_1_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK2_OSC_ERR_FLT_MASK_2_F_SHIFT** (0x2U)
- #define **MC33771C_FAULT_MASK2_OSC_ERR_FLT_MASK_2_F_MASK** (0x4U)
- #define **MC33771C_FAULT_MASK2_OSC_ERR_FLT_MASK_2_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK2_OSC_ERR_FLT_MASK_2_F_SHIFT) & MC33771C_FAULT_MASK2_OSC_ERR_FLT_MASK_2_F_MASK)

- #define **MC33771C_FAULT_MASK2_OSC_ERR_FLT_MASK_2_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK2_OSC_ERR_FLT_MASK_2_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK2_CB_OPEN_FLT_MASK_3_F_SHIFT** (0x3U)
- #define **MC33771C_FAULT_MASK2_CB_OPEN_FLT_MASK_3_F_MASK** (0x8U)
- #define **MC33771C_FAULT_MASK2_CB_OPEN_FLT_MASK_3_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK2_CB_OPEN_FLT_MASK_3_F_SHIFT) & MC33771C_FAULT_MASK2_CB_OPEN_FLT_MASK_3_F_MASK)
- #define **MC33771C_FAULT_MASK2_CB_OPEN_FLT_MASK_3_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK2_CB_OPEN_FLT_MASK_3_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK2_CB_SHORT_FLT_MASK_4_F_SHIFT** (0x4U)
- #define **MC33771C_FAULT_MASK2_CB_SHORT_FLT_MASK_4_F_MASK** (0x10U)
- #define **MC33771C_FAULT_MASK2_CB_SHORT_FLT_MASK_4_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK2_CB_SHORT_FLT_MASK_4_F_SHIFT) & MC33771C_FAULT_MASK2_CB_SHORT_FLT_MASK_4_F_MASK)
- #define **MC33771C_FAULT_MASK2_CB_SHORT_FLT_MASK_4_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK2_CB_SHORT_FLT_MASK_4_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK2_GPIO_SHORT_FLT_MASK_5_F_SHIFT** (0x5U)
- #define **MC33771C_FAULT_MASK2_GPIO_SHORT_FLT_MASK_5_F_MASK** (0x20U)
- #define **MC33771C_FAULT_MASK2_GPIO_SHORT_FLT_MASK_5_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK2_GPIO_SHORT_FLT_MASK_5_F_SHIFT) & MC33771C_FAULT_MASK2_GPIO_SHORT_FLT_MASK_5_F_MASK)
- #define **MC33771C_FAULT_MASK2_GPIO_SHORT_FLT_MASK_5_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK2_GPIO_SHORT_FLT_MASK_5_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK2_AN_OPEN_FLT_MASK_6_F_SHIFT** (0x6U)
- #define **MC33771C_FAULT_MASK2_AN_OPEN_FLT_MASK_6_F_MASK** (0x40U)
- #define **MC33771C_FAULT_MASK2_AN_OPEN_FLT_MASK_6_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK2_AN_OPEN_FLT_MASK_6_F_SHIFT) & MC33771C_FAULT_MASK2_AN_OPEN_FLT_MASK_6_F_MASK)
- #define **MC33771C_FAULT_MASK2_AN_OPEN_FLT_MASK_6_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK2_AN_OPEN_FLT_MASK_6_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK2_GND_LOSS_FLT_MASK_9_F_SHIFT** (0x9U)
- #define **MC33771C_FAULT_MASK2_GND_LOSS_FLT_MASK_9_F_MASK** (0x200U)
- #define **MC33771C_FAULT_MASK2_GND_LOSS_FLT_MASK_9_F**(x) ((uint16_t)((uint16_t)(x)

<< MC33771C_FAULT_MASK2_GND_LOSS_FLT_MASK_9_F_SHIFT) & MC33771C_FAULT_MASK2_GND_LOSS_FLT_MASK_9_F_MASK)

- #define **MC33771C_FAULT_MASK2_GND_LOSS_FLT_MASK_9_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK2_GND_LOSS_FLT_MASK_9_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK2_ADC1_A_FLT_MASK_10_F_SHIFT** (0xAU)
- #define **MC33771C_FAULT_MASK2_ADC1_A_FLT_MASK_10_F_MASK** (0x400U)
- #define **MC33771C_FAULT_MASK2_ADC1_A_FLT_MASK_10_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK2_ADC1_A_FLT_MASK_10_F_SHIFT) & MC33771C_FAULT_MASK2_ADC1_A_FLT_MASK_10_F_MASK)
- #define **MC33771C_FAULT_MASK2_ADC1_A_FLT_MASK_10_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK2_ADC1_A_FLT_MASK_10_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK2_ADC1_B_FLT_MASK_11_F_SHIFT** (0xBU)
- #define **MC33771C_FAULT_MASK2_ADC1_B_FLT_MASK_11_F_MASK** (0x800U)
- #define **MC33771C_FAULT_MASK2_ADC1_B_FLT_MASK_11_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK2_ADC1_B_FLT_MASK_11_F_SHIFT) & MC33771C_FAULT_MASK2_ADC1_B_FLT_MASK_11_F_MASK)
- #define **MC33771C_FAULT_MASK2_ADC1_B_FLT_MASK_11_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK2_ADC1_B_FLT_MASK_11_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK2_VANA_UV_FLT_MASK_12_F_SHIFT** (0xCU)
- #define **MC33771C_FAULT_MASK2_VANA_UV_FLT_MASK_12_F_MASK** (0x1000U)
- #define **MC33771C_FAULT_MASK2_VANA_UV_FLT_MASK_12_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK2_VANA_UV_FLT_MASK_12_F_SHIFT) & MC33771C_FAULT_MASK2_VANA_UV_FLT_MASK_12_F_MASK)
- #define **MC33771C_FAULT_MASK2_VANA_UV_FLT_MASK_12_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK2_VANA_UV_FLT_MASK_12_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK2_VANA_OV_FLT_MASK_13_F_SHIFT** (0xDU)
- #define **MC33771C_FAULT_MASK2_VANA_OV_FLT_MASK_13_F_MASK** (0x2000U)
- #define **MC33771C_FAULT_MASK2_VANA_OV_FLT_MASK_13_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK2_VANA_OV_FLT_MASK_13_F_SHIFT) & MC33771C_FAULT_MASK2_VANA_OV_FLT_MASK_13_F_MASK)
- #define **MC33771C_FAULT_MASK2_VANA_OV_FLT_MASK_13_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK2_VANA_OV_FLT_MASK_13_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK2_VCOM_UV_FLT_MASK_14_F_SHIFT** (0xEU)
- #define **MC33771C_FAULT_MASK2_VCOM_UV_FLT_MASK_14_F_MASK** (0x4000U)

- #define **MC33771C_FAULT_MASK2_VCOM_UV_FLT_MASK_14_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK2_VCOM_UV_FLT_MASK_14_F_SHIFT) & MC33771C_FAULT_MASK2_VCOM_UV_FLT_MASK_14_F_MASK)
- #define **MC33771C_FAULT_MASK2_VCOM_UV_FLT_MASK_14_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK2_VCOM_UV_FLT_MASK_14_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK2_VCOM_OV_FLT_MASK_15_F_SHIFT** (0xFU)
- #define **MC33771C_FAULT_MASK2_VCOM_OV_FLT_MASK_15_F_MASK** (0x8000U)
- #define **MC33771C_FAULT_MASK2_VCOM_OV_FLT_MASK_15_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK2_VCOM_OV_FLT_MASK_15_F_SHIFT) & MC33771C_FAULT_MASK2_VCOM_OV_FLT_MASK_15_F_MASK)
- #define **MC33771C_FAULT_MASK2_VCOM_OV_FLT_MASK_15_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK2_VCOM_OV_FLT_MASK_15_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK3_OFFSET** (0x29U)
- #define **MC33771C_FAULT_MASK3_POR_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK3_EOT_CB1_MASK_0_F_SHIFT** (0x0U)
- #define **MC33771C_FAULT_MASK3_EOT_CB1_MASK_0_F_MASK** (0x1U)
- #define **MC33771C_FAULT_MASK3_EOT_CB1_MASK_0_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK3_EOT_CB1_MASK_0_F_SHIFT) & MC33771C_FAULT_MASK3_EOT_CB1_MASK_0_F_MASK)
- #define **MC33771C_FAULT_MASK3_EOT_CB1_MASK_0_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK3_EOT_CB1_MASK_0_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK3_EOT_CB2_MASK_1_F_SHIFT** (0x1U)
- #define **MC33771C_FAULT_MASK3_EOT_CB2_MASK_1_F_MASK** (0x2U)
- #define **MC33771C_FAULT_MASK3_EOT_CB2_MASK_1_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK3_EOT_CB2_MASK_1_F_SHIFT) & MC33771C_FAULT_MASK3_EOT_CB2_MASK_1_F_MASK)
- #define **MC33771C_FAULT_MASK3_EOT_CB2_MASK_1_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK3_EOT_CB2_MASK_1_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK3_EOT_CB3_MASK_2_F_SHIFT** (0x2U)
- #define **MC33771C_FAULT_MASK3_EOT_CB3_MASK_2_F_MASK** (0x4U)
- #define **MC33771C_FAULT_MASK3_EOT_CB3_MASK_2_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK3_EOT_CB3_MASK_2_F_SHIFT) & MC33771C_FAULT_MASK3_EOT_CB3_MASK_2_F_MASK)
- #define **MC33771C_FAULT_MASK3_EOT_CB3_MASK_2_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK3_EOT_CB3_MASK_2_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK3_EOT_CB4_MASK_3_F_SHIFT** (0x3U)
- #define **MC33771C_FAULT_MASK3_EOT_CB4_MASK_3_F_MASK** (0x8U)

- #define **MC33771C_FAULT_MASK3_EOT_CB4_MASK_3_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK3_EOT_CB4_MASK_3_F_SHIFT) & MC33771C_FAULT_MASK3_EOT_CB4_MASK_3_F_MASK)
- #define **MC33771C_FAULT_MASK3_EOT_CB4_MASK_3_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK3_EOT_CB4_MASK_3_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK3_EOT_CB5_MASK_4_F_SHIFT** (0x4U)
- #define **MC33771C_FAULT_MASK3_EOT_CB5_MASK_4_F_MASK** (0x10U)
- #define **MC33771C_FAULT_MASK3_EOT_CB5_MASK_4_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK3_EOT_CB5_MASK_4_F_SHIFT) & MC33771C_FAULT_MASK3_EOT_CB5_MASK_4_F_MASK)
- #define **MC33771C_FAULT_MASK3_EOT_CB5_MASK_4_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK3_EOT_CB5_MASK_4_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK3_EOT_CB6_MASK_5_F_SHIFT** (0x5U)
- #define **MC33771C_FAULT_MASK3_EOT_CB6_MASK_5_F_MASK** (0x20U)
- #define **MC33771C_FAULT_MASK3_EOT_CB6_MASK_5_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK3_EOT_CB6_MASK_5_F_SHIFT) & MC33771C_FAULT_MASK3_EOT_CB6_MASK_5_F_MASK)
- #define **MC33771C_FAULT_MASK3_EOT_CB6_MASK_5_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK3_EOT_CB6_MASK_5_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK3_EOT_CB7_MASK_6_F_SHIFT** (0x6U)
- #define **MC33771C_FAULT_MASK3_EOT_CB7_MASK_6_F_MASK** (0x40U)
- #define **MC33771C_FAULT_MASK3_EOT_CB7_MASK_6_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK3_EOT_CB7_MASK_6_F_SHIFT) & MC33771C_FAULT_MASK3_EOT_CB7_MASK_6_F_MASK)
- #define **MC33771C_FAULT_MASK3_EOT_CB7_MASK_6_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK3_EOT_CB7_MASK_6_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK3_EOT_CB8_MASK_7_F_SHIFT** (0x7U)
- #define **MC33771C_FAULT_MASK3_EOT_CB8_MASK_7_F_MASK** (0x80U)
- #define **MC33771C_FAULT_MASK3_EOT_CB8_MASK_7_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK3_EOT_CB8_MASK_7_F_SHIFT) & MC33771C_FAULT_MASK3_EOT_CB8_MASK_7_F_MASK)
- #define **MC33771C_FAULT_MASK3_EOT_CB8_MASK_7_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK3_EOT_CB8_MASK_7_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK3_EOT_CB9_MASK_8_F_SHIFT** (0x8U)
- #define **MC33771C_FAULT_MASK3_EOT_CB9_MASK_8_F_MASK** (0x100U)
- #define **MC33771C_FAULT_MASK3_EOT_CB9_MASK_8_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK3_EOT_CB9_MASK_8_F_SHIFT) & MC33771C_FAULT_MASK3_EOT_CB9_MASK_8_F_MASK)
- #define **MC33771C_FAULT_MASK3_EOT_CB9_MASK_8_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK3_EOT_CB9_MASK_8_F_MASKED_ENUM_VAL** (0x1U)

- #define **MC33771C_FAULT_MASK3_EOT_CB10_MASK_9_F_SHIFT** (0x9U)
- #define **MC33771C_FAULT_MASK3_EOT_CB10_MASK_9_F_MASK** (0x200U)
- #define **MC33771C_FAULT_MASK3_EOT_CB10_MASK_9_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK3_EOT_CB10_MASK_9_F_SHIFT) & MC33771C_FAULT_MASK3_EOT_CB10_MASK_9_F_MASK)
- #define **MC33771C_FAULT_MASK3_EOT_CB10_MASK_9_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK3_EOT_CB10_MASK_9_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK3_EOT_CB11_MASK_10_F_SHIFT** (0xAU)
- #define **MC33771C_FAULT_MASK3_EOT_CB11_MASK_10_F_MASK** (0x400U)
- #define **MC33771C_FAULT_MASK3_EOT_CB11_MASK_10_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK3_EOT_CB11_MASK_10_F_SHIFT) & MC33771C_FAULT_MASK3_EOT_CB11_MASK_10_F_MASK)
- #define **MC33771C_FAULT_MASK3_EOT_CB11_MASK_10_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK3_EOT_CB11_MASK_10_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK3_EOT_CB12_MASK_11_F_SHIFT** (0xBU)
- #define **MC33771C_FAULT_MASK3_EOT_CB12_MASK_11_F_MASK** (0x800U)
- #define **MC33771C_FAULT_MASK3_EOT_CB12_MASK_11_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK3_EOT_CB12_MASK_11_F_SHIFT) & MC33771C_FAULT_MASK3_EOT_CB12_MASK_11_F_MASK)
- #define **MC33771C_FAULT_MASK3_EOT_CB12_MASK_11_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK3_EOT_CB12_MASK_11_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK3_EOT_CB13_MASK_12_F_SHIFT** (0xCU)
- #define **MC33771C_FAULT_MASK3_EOT_CB13_MASK_12_F_MASK** (0x1000U)
- #define **MC33771C_FAULT_MASK3_EOT_CB13_MASK_12_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK3_EOT_CB13_MASK_12_F_SHIFT) & MC33771C_FAULT_MASK3_EOT_CB13_MASK_12_F_MASK)
- #define **MC33771C_FAULT_MASK3_EOT_CB13_MASK_12_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK3_EOT_CB13_MASK_12_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK3_EOT_CB14_MASK_13_F_SHIFT** (0xDU)
- #define **MC33771C_FAULT_MASK3_EOT_CB14_MASK_13_F_MASK** (0x2000U)
- #define **MC33771C_FAULT_MASK3_EOT_CB14_MASK_13_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK3_EOT_CB14_MASK_13_F_SHIFT) & MC33771C_FAULT_MASK3_EOT_CB14_MASK_13_F_MASK)
- #define **MC33771C_FAULT_MASK3_EOT_CB14_MASK_13_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK3_EOT_CB14_MASK_13_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK3_DIAG_TO_FLT_MASK_14_F_SHIFT** (0xEU)
- #define **MC33771C_FAULT_MASK3_DIAG_TO_FLT_MASK_14_F_MASK** (0x4000U)
- #define **MC33771C_FAULT_MASK3_DIAG_TO_FLT_MASK_14_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK3_DIAG_TO_FLT_MASK_14_F_SHIFT) & MC33771C_FAULT_MASK3_DIAG_TO_FLT_MASK_14_F_MASK)

- #define **MC33771C_FAULT_MASK3_DIAG_TO_FLT_MASK_14_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK3_DIAG_TO_FLT_MASK_14_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FAULT_MASK3_CC_OVR_FLT_MASK_15_F_SHIFT** (0xFU)
- #define **MC33771C_FAULT_MASK3_CC_OVR_FLT_MASK_15_F_MASK** (0x8000U)
- #define **MC33771C_FAULT_MASK3_CC_OVR_FLT_MASK_15_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FAULT_MASK3_CC_OVR_FLT_MASK_15_F_SHIFT) & MC33771C_FAULT_MASK3_CC_OVR_FLT_MASK_15_F_MASK)
- #define **MC33771C_FAULT_MASK3_CC_OVR_FLT_MASK_15_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FAULT_MASK3_CC_OVR_FLT_MASK_15_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK1_OFFSET** (0x2AU)
- #define **MC33771C_WAKEUP_MASK1_POR_VAL** (0xFFFFU)
- #define **MC33771C_WAKEUP_MASK1_CT_UV_FLT_MASK_0_F_SHIFT** (0x0U)
- #define **MC33771C_WAKEUP_MASK1_CT_UV_FLT_MASK_0_F_MASK** (0x1U)
- #define **MC33771C_WAKEUP_MASK1_CT_UV_FLT_MASK_0_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK1_CT_UV_FLT_MASK_0_F_SHIFT) & MC33771C_WAKEUP_MASK1_CT_UV_FLT_MASK_0_F_MASK)
- #define **MC33771C_WAKEUP_MASK1_CT_UV_FLT_MASK_0_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK1_CT_UV_FLT_MASK_0_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK1_CT_OV_FLT_MASK_1_F_SHIFT** (0x1U)
- #define **MC33771C_WAKEUP_MASK1_CT_OV_FLT_MASK_1_F_MASK** (0x2U)
- #define **MC33771C_WAKEUP_MASK1_CT_OV_FLT_MASK_1_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK1_CT_OV_FLT_MASK_1_F_SHIFT) & MC33771C_WAKEUP_MASK1_CT_OV_FLT_MASK_1_F_MASK)
- #define **MC33771C_WAKEUP_MASK1_CT_OV_FLT_MASK_1_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK1_CT_OV_FLT_MASK_1_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK1_AN_UT_FLT_MASK_2_F_SHIFT** (0x2U)
- #define **MC33771C_WAKEUP_MASK1_AN_UT_FLT_MASK_2_F_MASK** (0x4U)
- #define **MC33771C_WAKEUP_MASK1_AN_UT_FLT_MASK_2_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK1_AN_UT_FLT_MASK_2_F_SHIFT) & MC33771C_WAKEUP_MASK1_AN_UT_FLT_MASK_2_F_MASK)
- #define **MC33771C_WAKEUP_MASK1_AN_UT_FLT_MASK_2_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK1_AN_UT_FLT_MASK_2_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK1_AN_OT_FLT_MASK_3_F_SHIFT** (0x3U)
- #define **MC33771C_WAKEUP_MASK1_AN_OT_FLT_MASK_3_F_MASK** (0x8U)

- #define **MC33771C_WAKEUP_MASK1_AN_OT_FLT_MASK_3_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK1_AN_OT_FLT_MASK_3_F_SHIFT) & MC33771C_WAKEUP_MASK1_AN_OT_FLT_MASK_3_F_MASK)
- #define **MC33771C_WAKEUP_MASK1_AN_OT_FLT_MASK_3_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK1_AN_OT_FLT_MASK_3_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK1_IS_OC_FLT_MASK_4_F_SHIFT** (0x4U)
- #define **MC33771C_WAKEUP_MASK1_IS_OC_FLT_MASK_4_F_MASK** (0x10U)
- #define **MC33771C_WAKEUP_MASK1_IS_OC_FLT_MASK_4_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK1_IS_OC_FLT_MASK_4_F_SHIFT) & MC33771C_WAKEUP_MASK1_IS_OC_FLT_MASK_4_F_MASK)
- #define **MC33771C_WAKEUP_MASK1_IS_OC_FLT_MASK_4_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK1_IS_OC_FLT_MASK_4_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK1_GPIO0_WUP_FLT_MASK_7_F_SHIFT** (0x7U)
- #define **MC33771C_WAKEUP_MASK1_GPIO0_WUP_FLT_MASK_7_F_MASK** (0x80U)
- #define **MC33771C_WAKEUP_MASK1_GPIO0_WUP_FLT_MASK_7_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK1_GPIO0_WUP_FLT_MASK_7_F_SHIFT) & MC33771C_WAKEUP_MASK1_GPIO0_WUP_FLT_MASK_7_F_MASK)
- #define **MC33771C_WAKEUP_MASK1_GPIO0_WUP_FLT_MASK_7_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK1_GPIO0_WUP_FLT_MASK_7_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK1_VPWR_LV_FLT_MASK_11_F_SHIFT** (0xBU)
- #define **MC33771C_WAKEUP_MASK1_VPWR_LV_FLT_MASK_11_F_MASK** (0x800U)
- #define **MC33771C_WAKEUP_MASK1_VPWR_LV_FLT_MASK_11_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK1_VPWR_LV_FLT_MASK_11_F_SHIFT) & MC33771C_WAKEUP_MASK1_VPWR_LV_FLT_MASK_11_F_MASK)
- #define **MC33771C_WAKEUP_MASK1_VPWR_LV_FLT_MASK_11_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK1_VPWR_LV_FLT_MASK_11_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK1_VPWR_OV_FLT_MASK_12_F_SHIFT** (0xCU)
- #define **MC33771C_WAKEUP_MASK1_VPWR_OV_FLT_MASK_12_F_MASK** (0x1000U)
- #define **MC33771C_WAKEUP_MASK1_VPWR_OV_FLT_MASK_12_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK1_VPWR_OV_FLT_MASK_12_F_SHIFT) & MC33771C_WAKEUP_MASK1_VPWR_OV_FLT_MASK_12_F_MASK)
- #define **MC33771C_WAKEUP_MASK1_VPWR_OV_FLT_MASK_12_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK1_VPWR_OV_FLT_MASK_12_F_MASKED_ENUM_VAL** (0x1U)

- #define **MC33771C_WAKEUP_MASK2_OFFSET** (0x2BU)
- #define **MC33771C_WAKEUP_MASK2_POR_VAL** (0xFFFFU)
- #define **MC33771C_WAKEUP_MASK2_DED_ERR_FLT_MASK_1_F_SHIFT** (0x1U)
- #define **MC33771C_WAKEUP_MASK2_DED_ERR_FLT_MASK_1_F_MASK** (0x2U)
- #define **MC33771C_WAKEUP_MASK2_DED_ERR_FLT_MASK_1_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK2_DED_ERR_FLT_MASK_1_F_SHIFT) & MC33771C_WAKEUP_MASK2_DED_ERR_FLT_MASK_1_F_MASK)
- #define **MC33771C_WAKEUP_MASK2_DED_ERR_FLT_MASK_1_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK2_DED_ERR_FLT_MASK_1_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK2_OSC_ERR_FLT_MASK_2_F_SHIFT** (0x2U)
- #define **MC33771C_WAKEUP_MASK2_OSC_ERR_FLT_MASK_2_F_MASK** (0x4U)
- #define **MC33771C_WAKEUP_MASK2_OSC_ERR_FLT_MASK_2_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK2_OSC_ERR_FLT_MASK_2_F_SHIFT) & MC33771C_WAKEUP_MASK2_OSC_ERR_FLT_MASK_2_F_MASK)
- #define **MC33771C_WAKEUP_MASK2_OSC_ERR_FLT_MASK_2_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK2_OSC_ERR_FLT_MASK_2_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK2_CB_SHORT_FLT_MASK_4_F_SHIFT** (0x4U)
- #define **MC33771C_WAKEUP_MASK2_CB_SHORT_FLT_MASK_4_F_MASK** (0x10U)
- #define **MC33771C_WAKEUP_MASK2_CB_SHORT_FLT_MASK_4_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK2_CB_SHORT_FLT_MASK_4_F_SHIFT) & MC33771C_WAKEUP_MASK2_CB_SHORT_FLT_MASK_4_F_MASK)
- #define **MC33771C_WAKEUP_MASK2_CB_SHORT_FLT_MASK_4_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK2_CB_SHORT_FLT_MASK_4_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK2_GPIO_SHORT_FLT_MASK_5_F_SHIFT** (0x5U)
- #define **MC33771C_WAKEUP_MASK2_GPIO_SHORT_FLT_MASK_5_F_MASK** (0x20U)
- #define **MC33771C_WAKEUP_MASK2_GPIO_SHORT_FLT_MASK_5_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK2_GPIO_SHORT_FLT_MASK_5_F_SHIFT) & MC33771C_WAKEUP_MASK2_GPIO_SHORT_FLT_MASK_5_F_MASK)
- #define **MC33771C_WAKEUP_MASK2_GPIO_SHORT_FLT_MASK_5_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK2_GPIO_SHORT_FLT_MASK_5_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK2_IC_TSD_FLT_MASK_8_F_SHIFT** (0x8U)
- #define **MC33771C_WAKEUP_MASK2_IC_TSD_FLT_MASK_8_F_MASK** (0x100U)
- #define **MC33771C_WAKEUP_MASK2_IC_TSD_FLT_MASK_8_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK2_IC_TSD_FLT_MASK_8_F_SHIFT) & MC33771C_WAKEUP_MASK2_IC_TSD_FLT_MASK_8_F_MASK)

- #define **MC33771C_WAKEUP_MASK2_IC_TSD_FLT_MASK_8_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK2_IC_TSD_FLT_MASK_8_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK2_GND_LOSS_FLT_MASK_9_F_SHIFT** (0x9U)
- #define **MC33771C_WAKEUP_MASK2_GND_LOSS_FLT_MASK_9_F_MASK** (0x200U)
- #define **MC33771C_WAKEUP_MASK2_GND_LOSS_FLT_MASK_9_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK2_GND_LOSS_FLT_MASK_9_F_SHIFT) & MC33771C_WAKEUP_MASK2_GND_LOSS_FLT_MASK_9_F_MASK)
- #define **MC33771C_WAKEUP_MASK2_GND_LOSS_FLT_MASK_9_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK2_GND_LOSS_FLT_MASK_9_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK2_ADC1_A_FLT_MASK_10_F_SHIFT** (0xAU)
- #define **MC33771C_WAKEUP_MASK2_ADC1_A_FLT_MASK_10_F_MASK** (0x400U)
- #define **MC33771C_WAKEUP_MASK2_ADC1_A_FLT_MASK_10_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK2_ADC1_A_FLT_MASK_10_F_SHIFT) & MC33771C_WAKEUP_MASK2_ADC1_A_FLT_MASK_10_F_MASK)
- #define **MC33771C_WAKEUP_MASK2_ADC1_A_FLT_MASK_10_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK2_ADC1_A_FLT_MASK_10_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK2_ADC1_B_FLT_MASK_11_F_SHIFT** (0xBU)
- #define **MC33771C_WAKEUP_MASK2_ADC1_B_FLT_MASK_11_F_MASK** (0x800U)
- #define **MC33771C_WAKEUP_MASK2_ADC1_B_FLT_MASK_11_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK2_ADC1_B_FLT_MASK_11_F_SHIFT) & MC33771C_WAKEUP_MASK2_ADC1_B_FLT_MASK_11_F_MASK)
- #define **MC33771C_WAKEUP_MASK2_ADC1_B_FLT_MASK_11_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK2_ADC1_B_FLT_MASK_11_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK2_VANA_UV_FLT_MASK_12_F_SHIFT** (0xCU)
- #define **MC33771C_WAKEUP_MASK2_VANA_UV_FLT_MASK_12_F_MASK** (0x1000U)
- #define **MC33771C_WAKEUP_MASK2_VANA_UV_FLT_MASK_12_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK2_VANA_UV_FLT_MASK_12_F_SHIFT) & MC33771C_WAKEUP_MASK2_VANA_UV_FLT_MASK_12_F_MASK)
- #define **MC33771C_WAKEUP_MASK2_VANA_UV_FLT_MASK_12_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK2_VANA_UV_FLT_MASK_12_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK2_VANA_OV_FLT_MASK_13_F_SHIFT** (0xDU)
- #define **MC33771C_WAKEUP_MASK2_VANA_OV_FLT_MASK_13_F_MASK** (0x2000U)
- #define **MC33771C_WAKEUP_MASK2_VANA_OV_FLT_MASK_13_F**(x) ((uint16_t)((uint16_t)(x)

<< MC33771C_WAKEUP_MASK2_VANA_OV_FLT_MASK_13_F_SHIFT) & MC33771C_WAKEUP_MASK2_VANA_OV_FLT_MASK_13_F_MASK)

- #define **MC33771C_WAKEUP_MASK2_VANA_OV_FLT_MASK_13_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK2_VANA_OV_FLT_MASK_13_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK2_VCOM_UV_FLT_MASK_14_F_SHIFT** (0xEU)
- #define **MC33771C_WAKEUP_MASK2_VCOM_UV_FLT_MASK_14_F_MASK** (0x4000U)
- #define **MC33771C_WAKEUP_MASK2_VCOM_UV_FLT_MASK_14_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK2_VCOM_UV_FLT_MASK_14_F_SHIFT) & MC33771C_WAKEUP_MASK2_VCOM_UV_FLT_MASK_14_F_MASK)
- #define **MC33771C_WAKEUP_MASK2_VCOM_UV_FLT_MASK_14_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK2_VCOM_UV_FLT_MASK_14_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK2_VCOM_OV_FLT_MASK_15_F_SHIFT** (0xFU)
- #define **MC33771C_WAKEUP_MASK2_VCOM_OV_FLT_MASK_15_F_MASK** (0x8000U)
- #define **MC33771C_WAKEUP_MASK2_VCOM_OV_FLT_MASK_15_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK2_VCOM_OV_FLT_MASK_15_F_SHIFT) & MC33771C_WAKEUP_MASK2_VCOM_OV_FLT_MASK_15_F_MASK)
- #define **MC33771C_WAKEUP_MASK2_VCOM_OV_FLT_MASK_15_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK2_VCOM_OV_FLT_MASK_15_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK3_OFFSET** (0x2CU)
- #define **MC33771C_WAKEUP_MASK3_POR_VAL** (0xFFFFU)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB1_MASK_0_F_SHIFT** (0x0U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB1_MASK_0_F_MASK** (0x1U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB1_MASK_0_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK3_EOT_CB1_MASK_0_F_SHIFT) & MC33771C_WAKEUP_MASK3_EOT_CB1_MASK_0_F_MASK)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB1_MASK_0_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB1_MASK_0_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB2_MASK_1_F_SHIFT** (0x1U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB2_MASK_1_F_MASK** (0x2U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB2_MASK_1_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK3_EOT_CB2_MASK_1_F_SHIFT) & MC33771C_WAKEUP_MASK3_EOT_CB2_MASK_1_F_MASK)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB2_MASK_1_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB2_MASK_1_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB3_MASK_2_F_SHIFT** (0x2U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB3_MASK_2_F_MASK** (0x4U)

- #define **MC33771C_WAKEUP_MASK3_EOT_CB3_MASK_2_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK3_EOT_CB3_MASK_2_F_SHIFT) & MC33771C_WAKEUP_MASK3_EOT_CB3_MASK_2_F_MASK)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB3_MASK_2_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB3_MASK_2_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB4_MASK_3_F_SHIFT** (0x3U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB4_MASK_3_F_MASK** (0x8U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB4_MASK_3_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK3_EOT_CB4_MASK_3_F_SHIFT) & MC33771C_WAKEUP_MASK3_EOT_CB4_MASK_3_F_MASK)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB4_MASK_3_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB4_MASK_3_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB5_MASK_4_F_SHIFT** (0x4U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB5_MASK_4_F_MASK** (0x10U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB5_MASK_4_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK3_EOT_CB5_MASK_4_F_SHIFT) & MC33771C_WAKEUP_MASK3_EOT_CB5_MASK_4_F_MASK)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB5_MASK_4_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB5_MASK_4_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB6_MASK_5_F_SHIFT** (0x5U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB6_MASK_5_F_MASK** (0x20U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB6_MASK_5_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK3_EOT_CB6_MASK_5_F_SHIFT) & MC33771C_WAKEUP_MASK3_EOT_CB6_MASK_5_F_MASK)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB6_MASK_5_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB6_MASK_5_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB7_MASK_6_F_SHIFT** (0x6U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB7_MASK_6_F_MASK** (0x40U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB7_MASK_6_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK3_EOT_CB7_MASK_6_F_SHIFT) & MC33771C_WAKEUP_MASK3_EOT_CB7_MASK_6_F_MASK)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB7_MASK_6_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB7_MASK_6_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB8_MASK_7_F_SHIFT** (0x7U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB8_MASK_7_F_MASK** (0x80U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB8_MASK_7_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK3_EOT_CB8_MASK_7_F_SHIFT) & MC33771C_WAKEUP_MASK3_EOT_CB8_MASK_7_F_MASK)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB8_MASK_7_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB8_MASK_7_F_MASKED_ENUM_VAL** (0x1U)

- #define **MC33771C_WAKEUP_MASK3_EOT_CB9_MASK_8_F_SHIFT** (0x8U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB9_MASK_8_F_MASK** (0x100U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB9_MASK_8_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK3_EOT_CB9_MASK_8_F_SHIFT) & MC33771C_WAKEUP_MASK3_EOT_CB9_MASK_8_F_MASK)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB9_MASK_8_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB9_MASK_8_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB10_MASK_9_F_SHIFT** (0x9U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB10_MASK_9_F_MASK** (0x200U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB10_MASK_9_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK3_EOT_CB10_MASK_9_F_SHIFT) & MC33771C_WAKEUP_MASK3_EOT_CB10_MASK_9_F_MASK)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB10_MASK_9_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB10_MASK_9_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB11_MASK_10_F_SHIFT** (0xAU)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB11_MASK_10_F_MASK** (0x400U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB11_MASK_10_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK3_EOT_CB11_MASK_10_F_SHIFT) & MC33771C_WAKEUP_MASK3_EOT_CB11_MASK_10_F_MASK)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB11_MASK_10_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB11_MASK_10_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB12_MASK_11_F_SHIFT** (0xBU)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB12_MASK_11_F_MASK** (0x800U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB12_MASK_11_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK3_EOT_CB12_MASK_11_F_SHIFT) & MC33771C_WAKEUP_MASK3_EOT_CB12_MASK_11_F_MASK)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB12_MASK_11_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB12_MASK_11_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB13_MASK_12_F_SHIFT** (0xCU)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB13_MASK_12_F_MASK** (0x1000U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB13_MASK_12_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK3_EOT_CB13_MASK_12_F_SHIFT) & MC33771C_WAKEUP_MASK3_EOT_CB13_MASK_12_F_MASK)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB13_MASK_12_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB13_MASK_12_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB14_MASK_13_F_SHIFT** (0xDU)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB14_MASK_13_F_MASK** (0x2000U)

- #define **MC33771C_WAKEUP_MASK3_EOT_CB14_MASK_13_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK3_EOT_CB14_MASK_13_F_SHIFT) & MC33771C_WAKEUP_MASK3_EOT_CB14_MASK_13_F_MASK)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB14_MASK_13_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK3_EOT_CB14_MASK_13_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_WAKEUP_MASK3_CC_OVR_FLT_MASK_15_F_SHIFT** (0xFU)
- #define **MC33771C_WAKEUP_MASK3_CC_OVR_FLT_MASK_15_F_MASK** (0x8000U)
- #define **MC33771C_WAKEUP_MASK3_CC_OVR_FLT_MASK_15_F**(x) ((uint16_t)((uint16_t)(x) << MC33771C_WAKEUP_MASK3_CC_OVR_FLT_MASK_15_F_SHIFT) & MC33771C_WAKEUP_MASK3_CC_OVR_FLT_MASK_15_F_MASK)
- #define **MC33771C_WAKEUP_MASK3_CC_OVR_FLT_MASK_15_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33771C_WAKEUP_MASK3_CC_OVR_FLT_MASK_15_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33771C_CC_NB_SAMPLES_OFFSET** (0x2DU)
- #define **MC33771C_CC_NB_SAMPLES_POR_VAL** (0x0U)
- #define **MC33771C_CC_NB_SAMPLES_CC_NB_SAMPLES_SHIFT** (0x0U)
- #define **MC33771C_CC_NB_SAMPLES_CC_NB_SAMPLES_MASK** (0xFFFFU)
- #define **MC33771C_CC_NB_SAMPLES_CC_NB_SAMPLES**(x) ((uint16_t)((uint16_t)(x) << MC33771C_CC_NB_SAMPLES_CC_NB_SAMPLES_SHIFT) & MC33771C_CC_NB_SAMPLES_CC_NB_SAMPLES_MASK)
- #define **MC33771C_COULOMB_CNT1_OFFSET** (0x2EU)
- #define **MC33771C_COULOMB_CNT1_POR_VAL** (0x0U)
- #define **MC33771C_COULOMB_CNT1_COULOMB_CNT_MSB_SHIFT** (0x0U)
- #define **MC33771C_COULOMB_CNT1_COULOMB_CNT_MSB_MASK** (0xFFFFU)
- #define **MC33771C_COULOMB_CNT1_COULOMB_CNT_MSB**(x) ((uint16_t)((uint16_t)(x) << MC33771C_COULOMB_CNT1_COULOMB_CNT_MSB_SHIFT) & MC33771C_COULOMB_CNT1_COULOMB_CNT_MSB_MASK)
- #define **MC33771C_COULOMB_CNT2_OFFSET** (0x2FU)
- #define **MC33771C_COULOMB_CNT2_POR_VAL** (0x0U)
- #define **MC33771C_COULOMB_CNT2_COULOMB_CNT_LSB_SHIFT** (0x0U)
- #define **MC33771C_COULOMB_CNT2_COULOMB_CNT_LSB_MASK** (0xFFFFU)
- #define **MC33771C_COULOMB_CNT2_COULOMB_CNT_LSB**(x) ((uint16_t)((uint16_t)(x) << MC33771C_COULOMB_CNT2_COULOMB_CNT_LSB_SHIFT) & MC33771C_COULOMB_CNT2_COULOMB_CNT_LSB_MASK)
- #define **MC33771C_MEAS_ISENSE1_OFFSET** (0x30U)
- #define **MC33771C_MEAS_ISENSE1_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_ISENSE1_MEAS_I_MSB_SHIFT** (0x0U)
- #define **MC33771C_MEAS_ISENSE1_MEAS_I_MSB_MASK** (0x7FFFU)
- #define **MC33771C_MEAS_ISENSE1_MEAS_I_MSB**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_ISENSE1_MEAS_I_MSB_SHIFT) & MC33771C_MEAS_ISENSE1_MEAS_I_MSB_MASK)
- #define **MC33771C_MEAS_ISENSE1_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_ISENSE1_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_ISENSE1_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_ISENSE1_DATA_RDY_SHIFT) & MC33771C_MEAS_ISENSE1_DATA_RDY_MASK)
- #define **MC33771C_MEAS_ISENSE1_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_ISENSE1_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_ISENSE2_OFFSET** (0x31U)

- #define **MC33771C_MEAS_ISENSE2_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_ISENSE2_MEAS_I_LSB_SHIFT** (0x0U)
- #define **MC33771C_MEAS_ISENSE2_MEAS_I_LSB_MASK** (0xFU)
- #define **MC33771C_MEAS_ISENSE2_MEAS_I_LSB**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_ISENSE2_MEAS_I_LSB_SHIFT) & MC33771C_MEAS_ISENSE2_MEAS_I_LSB_MASK)
- #define **MC33771C_MEAS_ISENSE2_PGA_GCHANGE_SHIFT** (0x6U)
- #define **MC33771C_MEAS_ISENSE2_PGA_GCHANGE_MASK** (0x40U)
- #define **MC33771C_MEAS_ISENSE2_PGA_GCHANGE**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_ISENSE2_PGA_GCHANGE_SHIFT) & MC33771C_MEAS_ISENSE2_PGA_GCHANGE_MASK)
- #define **MC33771C_MEAS_ISENSE2_PGA_GCHANGE_NO_CHANGE_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_ISENSE2_PGA_GCHANGE_CHANGED_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_ISENSE2_ADC2_SAT_SHIFT** (0x7U)
- #define **MC33771C_MEAS_ISENSE2_ADC2_SAT_MASK** (0x80U)
- #define **MC33771C_MEAS_ISENSE2_ADC2_SAT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_ISENSE2_ADC2_SAT_SHIFT) & MC33771C_MEAS_ISENSE2_ADC2_SAT_MASK)
- #define **MC33771C_MEAS_ISENSE2_ADC2_SAT_NO_SATURATION_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_ISENSE2_ADC2_SAT_SATURATED_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_ISENSE2_PGA_GAIN_SHIFT** (0x8U)
- #define **MC33771C_MEAS_ISENSE2_PGA_GAIN_MASK** (0x300U)
- #define **MC33771C_MEAS_ISENSE2_PGA_GAIN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_ISENSE2_PGA_GAIN_SHIFT) & MC33771C_MEAS_ISENSE2_PGA_GAIN_MASK)
- #define **MC33771C_MEAS_ISENSE2_PGA_GAIN_4_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_ISENSE2_PGA_GAIN_16_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_ISENSE2_PGA_GAIN_64_ENUM_VAL** (0x2U)
- #define **MC33771C_MEAS_ISENSE2_PGA_GAIN_256_ENUM_VAL** (0x3U)
- #define **MC33771C_MEAS_ISENSE2_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_ISENSE2_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_ISENSE2_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_ISENSE2_DATA_RDY_SHIFT) & MC33771C_MEAS_ISENSE2_DATA_RDY_MASK)
- #define **MC33771C_MEAS_ISENSE2_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_ISENSE2_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_STACK_OFFSET** (0x32U)
- #define **MC33771C_MEAS_STACK_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_STACK_MEAS_STACK_SHIFT** (0x0U)
- #define **MC33771C_MEAS_STACK_MEAS_STACK_MASK** (0x7FFFU)
- #define **MC33771C_MEAS_STACK_MEAS_STACK**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_STACK_MEAS_STACK_SHIFT) & MC33771C_MEAS_STACK_MEAS_STACK_MASK)
- #define **MC33771C_MEAS_STACK_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_STACK_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_STACK_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_STACK_DATA_RDY_SHIFT) & MC33771C_MEAS_STACK_DATA_RDY_MASK)
- #define **MC33771C_MEAS_STACK_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_STACK_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_CELL14_OFFSET** (0x33U)
- #define **MC33771C_MEAS_CELL14_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL14_MEAS_CELL_SHIFT** (0x0U)
- #define **MC33771C_MEAS_CELL14_MEAS_CELL_MASK** (0x7FFFU)

- #define **MC33771C_MEAS_CELL14_MEAS_CELL**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL14_MEAS_CELL_SHIFT) & MC33771C_MEAS_CELL14_MEAS_CELL_MASK)
- #define **MC33771C_MEAS_CELL14_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_CELL14_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_CELL14_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL14_DATA_RDY_SHIFT) & MC33771C_MEAS_CELL14_DATA_RDY_MASK)
- #define **MC33771C_MEAS_CELL14_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL14_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_CELL13_OFFSET** (0x34U)
- #define **MC33771C_MEAS_CELL13_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL13_MEAS_CELL_SHIFT** (0x0U)
- #define **MC33771C_MEAS_CELL13_MEAS_CELL_MASK** (0x7FFFU)
- #define **MC33771C_MEAS_CELL13_MEAS_CELL**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL13_MEAS_CELL_SHIFT) & MC33771C_MEAS_CELL13_MEAS_CELL_MASK)
- #define **MC33771C_MEAS_CELL13_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_CELL13_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_CELL13_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL13_DATA_RDY_SHIFT) & MC33771C_MEAS_CELL13_DATA_RDY_MASK)
- #define **MC33771C_MEAS_CELL13_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL13_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_CELL12_OFFSET** (0x35U)
- #define **MC33771C_MEAS_CELL12_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL12_MEAS_CELL_SHIFT** (0x0U)
- #define **MC33771C_MEAS_CELL12_MEAS_CELL_MASK** (0x7FFFU)
- #define **MC33771C_MEAS_CELL12_MEAS_CELL**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL12_MEAS_CELL_SHIFT) & MC33771C_MEAS_CELL12_MEAS_CELL_MASK)
- #define **MC33771C_MEAS_CELL12_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_CELL12_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_CELL12_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL12_DATA_RDY_SHIFT) & MC33771C_MEAS_CELL12_DATA_RDY_MASK)
- #define **MC33771C_MEAS_CELL12_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL12_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_CELL11_OFFSET** (0x36U)
- #define **MC33771C_MEAS_CELL11_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL11_MEAS_CELL_SHIFT** (0x0U)
- #define **MC33771C_MEAS_CELL11_MEAS_CELL_MASK** (0x7FFFU)
- #define **MC33771C_MEAS_CELL11_MEAS_CELL**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL11_MEAS_CELL_SHIFT) & MC33771C_MEAS_CELL11_MEAS_CELL_MASK)
- #define **MC33771C_MEAS_CELL11_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_CELL11_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_CELL11_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL11_DATA_RDY_SHIFT) & MC33771C_MEAS_CELL11_DATA_RDY_MASK)
- #define **MC33771C_MEAS_CELL11_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL11_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_CELL10_OFFSET** (0x37U)
- #define **MC33771C_MEAS_CELL10_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL10_MEAS_CELL_SHIFT** (0x0U)
- #define **MC33771C_MEAS_CELL10_MEAS_CELL_MASK** (0x7FFFU)

- #define **MC33771C_MEAS_CELL10_MEAS_CELL**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL10_MEAS_CELL_SHIFT) & MC33771C_MEAS_CELL10_MEAS_CELL_MASK)
- #define **MC33771C_MEAS_CELL10_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_CELL10_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_CELL10_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL10_DATA_RDY_SHIFT) & MC33771C_MEAS_CELL10_DATA_RDY_MASK)
- #define **MC33771C_MEAS_CELL10_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL10_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_CELL9_OFFSET** (0x38U)
- #define **MC33771C_MEAS_CELL9_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL9_MEAS_CELL_SHIFT** (0x0U)
- #define **MC33771C_MEAS_CELL9_MEAS_CELL_MASK** (0x7FFFU)
- #define **MC33771C_MEAS_CELL9_MEAS_CELL**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL9_MEAS_CELL_SHIFT) & MC33771C_MEAS_CELL9_MEAS_CELL_MASK)
- #define **MC33771C_MEAS_CELL9_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_CELL9_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_CELL9_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL9_DATA_RDY_SHIFT) & MC33771C_MEAS_CELL9_DATA_RDY_MASK)
- #define **MC33771C_MEAS_CELL9_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL9_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_CELL8_OFFSET** (0x39U)
- #define **MC33771C_MEAS_CELL8_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL8_MEAS_CELL_SHIFT** (0x0U)
- #define **MC33771C_MEAS_CELL8_MEAS_CELL_MASK** (0x7FFFU)
- #define **MC33771C_MEAS_CELL8_MEAS_CELL**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL8_MEAS_CELL_SHIFT) & MC33771C_MEAS_CELL8_MEAS_CELL_MASK)
- #define **MC33771C_MEAS_CELL8_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_CELL8_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_CELL8_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL8_DATA_RDY_SHIFT) & MC33771C_MEAS_CELL8_DATA_RDY_MASK)
- #define **MC33771C_MEAS_CELL8_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL8_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_CELL7_OFFSET** (0x3AU)
- #define **MC33771C_MEAS_CELL7_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL7_MEAS_CELL_SHIFT** (0x0U)
- #define **MC33771C_MEAS_CELL7_MEAS_CELL_MASK** (0x7FFFU)
- #define **MC33771C_MEAS_CELL7_MEAS_CELL**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL7_MEAS_CELL_SHIFT) & MC33771C_MEAS_CELL7_MEAS_CELL_MASK)
- #define **MC33771C_MEAS_CELL7_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_CELL7_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_CELL7_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL7_DATA_RDY_SHIFT) & MC33771C_MEAS_CELL7_DATA_RDY_MASK)
- #define **MC33771C_MEAS_CELL7_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL7_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_CELL6_OFFSET** (0x3BU)
- #define **MC33771C_MEAS_CELL6_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL6_MEAS_CELL_SHIFT** (0x0U)
- #define **MC33771C_MEAS_CELL6_MEAS_CELL_MASK** (0x7FFFU)

- #define **MC33771C_MEAS_CELL6_MEAS_CELL**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL6_MEAS_CELL_SHIFT) & MC33771C_MEAS_CELL6_MEAS_CELL_MASK)
- #define **MC33771C_MEAS_CELL6_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_CELL6_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_CELL6_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL6_DATA_RDY_SHIFT) & MC33771C_MEAS_CELL6_DATA_RDY_MASK)
- #define **MC33771C_MEAS_CELL6_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL6_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_CELL5_OFFSET** (0x3CU)
- #define **MC33771C_MEAS_CELL5_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL5_MEAS_CELL_SHIFT** (0x0U)
- #define **MC33771C_MEAS_CELL5_MEAS_CELL_MASK** (0x7FFFU)
- #define **MC33771C_MEAS_CELL5_MEAS_CELL**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL5_MEAS_CELL_SHIFT) & MC33771C_MEAS_CELL5_MEAS_CELL_MASK)
- #define **MC33771C_MEAS_CELL5_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_CELL5_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_CELL5_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL5_DATA_RDY_SHIFT) & MC33771C_MEAS_CELL5_DATA_RDY_MASK)
- #define **MC33771C_MEAS_CELL5_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL5_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_CELL4_OFFSET** (0x3DU)
- #define **MC33771C_MEAS_CELL4_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL4_MEAS_CELL_SHIFT** (0x0U)
- #define **MC33771C_MEAS_CELL4_MEAS_CELL_MASK** (0x7FFFU)
- #define **MC33771C_MEAS_CELL4_MEAS_CELL**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL4_MEAS_CELL_SHIFT) & MC33771C_MEAS_CELL4_MEAS_CELL_MASK)
- #define **MC33771C_MEAS_CELL4_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_CELL4_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_CELL4_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL4_DATA_RDY_SHIFT) & MC33771C_MEAS_CELL4_DATA_RDY_MASK)
- #define **MC33771C_MEAS_CELL4_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL4_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_CELL3_OFFSET** (0x3EU)
- #define **MC33771C_MEAS_CELL3_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL3_MEAS_CELL_SHIFT** (0x0U)
- #define **MC33771C_MEAS_CELL3_MEAS_CELL_MASK** (0x7FFFU)
- #define **MC33771C_MEAS_CELL3_MEAS_CELL**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL3_MEAS_CELL_SHIFT) & MC33771C_MEAS_CELL3_MEAS_CELL_MASK)
- #define **MC33771C_MEAS_CELL3_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_CELL3_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_CELL3_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL3_DATA_RDY_SHIFT) & MC33771C_MEAS_CELL3_DATA_RDY_MASK)
- #define **MC33771C_MEAS_CELL3_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL3_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_CELL2_OFFSET** (0x3FU)
- #define **MC33771C_MEAS_CELL2_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL2_MEAS_CELL_SHIFT** (0x0U)
- #define **MC33771C_MEAS_CELL2_MEAS_CELL_MASK** (0x7FFFU)

- #define **MC33771C_MEAS_CELL2_MEAS_CELL**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL2_MEAS_CELL_SHIFT) & MC33771C_MEAS_CELL2_MEAS_CELL_MASK)
- #define **MC33771C_MEAS_CELL2_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_CELL2_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_CELL2_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL2_DATA_RDY_SHIFT) & MC33771C_MEAS_CELL2_DATA_RDY_MASK)
- #define **MC33771C_MEAS_CELL2_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL2_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_CELL1_OFFSET** (0x40U)
- #define **MC33771C_MEAS_CELL1_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL1_MEAS_CELL_SHIFT** (0x0U)
- #define **MC33771C_MEAS_CELL1_MEAS_CELL_MASK** (0x7FFFU)
- #define **MC33771C_MEAS_CELL1_MEAS_CELL**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL1_MEAS_CELL_SHIFT) & MC33771C_MEAS_CELL1_MEAS_CELL_MASK)
- #define **MC33771C_MEAS_CELL1_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_CELL1_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_CELL1_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_CELL1_DATA_RDY_SHIFT) & MC33771C_MEAS_CELL1_DATA_RDY_MASK)
- #define **MC33771C_MEAS_CELL1_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_CELL1_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_AN6_OFFSET** (0x41U)
- #define **MC33771C_MEAS_AN6_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_AN6_MEAS_AN_SHIFT** (0x0U)
- #define **MC33771C_MEAS_AN6_MEAS_AN_MASK** (0x7FFFU)
- #define **MC33771C_MEAS_AN6_MEAS_AN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_AN6_MEAS_AN_SHIFT) & MC33771C_MEAS_AN6_MEAS_AN_MASK)
- #define **MC33771C_MEAS_AN6_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_AN6_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_AN6_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_AN6_DATA_RDY_SHIFT) & MC33771C_MEAS_AN6_DATA_RDY_MASK)
- #define **MC33771C_MEAS_AN6_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_AN6_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_AN5_OFFSET** (0x42U)
- #define **MC33771C_MEAS_AN5_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_AN5_MEAS_AN_SHIFT** (0x0U)
- #define **MC33771C_MEAS_AN5_MEAS_AN_MASK** (0x7FFFU)
- #define **MC33771C_MEAS_AN5_MEAS_AN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_AN5_MEAS_AN_SHIFT) & MC33771C_MEAS_AN5_MEAS_AN_MASK)
- #define **MC33771C_MEAS_AN5_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_AN5_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_AN5_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_AN5_DATA_RDY_SHIFT) & MC33771C_MEAS_AN5_DATA_RDY_MASK)
- #define **MC33771C_MEAS_AN5_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_AN5_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_AN4_OFFSET** (0x43U)
- #define **MC33771C_MEAS_AN4_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_AN4_MEAS_AN_SHIFT** (0x0U)
- #define **MC33771C_MEAS_AN4_MEAS_AN_MASK** (0x7FFFU)

- #define **MC33771C_MEAS_AN4_MEAS_AN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_AN4_MEAS_AN_SHIFT) & MC33771C_MEAS_AN4_MEAS_AN_MASK)
- #define **MC33771C_MEAS_AN4_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_AN4_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_AN4_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_AN4_DATA_RDY_SHIFT) & MC33771C_MEAS_AN4_DATA_RDY_MASK)
- #define **MC33771C_MEAS_AN4_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_AN4_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_AN3_OFFSET** (0x44U)
- #define **MC33771C_MEAS_AN3_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_AN3_MEAS_AN_SHIFT** (0x0U)
- #define **MC33771C_MEAS_AN3_MEAS_AN_MASK** (0x7FFFU)
- #define **MC33771C_MEAS_AN3_MEAS_AN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_AN3_MEAS_AN_SHIFT) & MC33771C_MEAS_AN3_MEAS_AN_MASK)
- #define **MC33771C_MEAS_AN3_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_AN3_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_AN3_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_AN3_DATA_RDY_SHIFT) & MC33771C_MEAS_AN3_DATA_RDY_MASK)
- #define **MC33771C_MEAS_AN3_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_AN3_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_AN2_OFFSET** (0x45U)
- #define **MC33771C_MEAS_AN2_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_AN2_MEAS_AN_SHIFT** (0x0U)
- #define **MC33771C_MEAS_AN2_MEAS_AN_MASK** (0x7FFFU)
- #define **MC33771C_MEAS_AN2_MEAS_AN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_AN2_MEAS_AN_SHIFT) & MC33771C_MEAS_AN2_MEAS_AN_MASK)
- #define **MC33771C_MEAS_AN2_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_AN2_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_AN2_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_AN2_DATA_RDY_SHIFT) & MC33771C_MEAS_AN2_DATA_RDY_MASK)
- #define **MC33771C_MEAS_AN2_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_AN2_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_AN1_OFFSET** (0x46U)
- #define **MC33771C_MEAS_AN1_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_AN1_MEAS_AN_SHIFT** (0x0U)
- #define **MC33771C_MEAS_AN1_MEAS_AN_MASK** (0x7FFFU)
- #define **MC33771C_MEAS_AN1_MEAS_AN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_AN1_MEAS_AN_SHIFT) & MC33771C_MEAS_AN1_MEAS_AN_MASK)
- #define **MC33771C_MEAS_AN1_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_AN1_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_AN1_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_AN1_DATA_RDY_SHIFT) & MC33771C_MEAS_AN1_DATA_RDY_MASK)
- #define **MC33771C_MEAS_AN1_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_AN1_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_AN0_OFFSET** (0x47U)
- #define **MC33771C_MEAS_AN0_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_AN0_MEAS_AN_SHIFT** (0x0U)
- #define **MC33771C_MEAS_AN0_MEAS_AN_MASK** (0x7FFFU)

- #define **MC33771C_MEAS_AN0_MEAS_AN**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_AN0_MEAS_AN_SHIFT) & MC33771C_MEAS_AN0_MEAS_AN_MASK)
- #define **MC33771C_MEAS_AN0_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_AN0_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_AN0_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_AN0_DATA_RDY_SHIFT) & MC33771C_MEAS_AN0_DATA_RDY_MASK)
- #define **MC33771C_MEAS_AN0_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_AN0_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_IC_TEMP_OFFSET** (0x48U)
- #define **MC33771C_MEAS_IC_TEMP_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_IC_TEMP_MEAS_IC_TEMP_SHIFT** (0x0U)
- #define **MC33771C_MEAS_IC_TEMP_MEAS_IC_TEMP_MASK** (0x7FFFU)
- #define **MC33771C_MEAS_IC_TEMP_MEAS_IC_TEMP**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_IC_TEMP_MEAS_IC_TEMP_SHIFT) & MC33771C_MEAS_IC_TEMP_MEAS_IC_TEMP_MASK)
- #define **MC33771C_MEAS_IC_TEMP_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_IC_TEMP_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_IC_TEMP_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_IC_TEMP_DATA_RDY_SHIFT) & MC33771C_MEAS_IC_TEMP_DATA_RDY_MASK)
- #define **MC33771C_MEAS_IC_TEMP_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_IC_TEMP_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_VBG_DIAG_ADC1A_OFFSET** (0x49U)
- #define **MC33771C_MEAS_VBG_DIAG_ADC1A_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_VBG_DIAG_ADC1A_MEAS_VBG_DIAG_ADC1A_SHIFT** (0x0U)
- #define **MC33771C_MEAS_VBG_DIAG_ADC1A_MEAS_VBG_DIAG_ADC1A_MASK** (0x7FFFU)
- #define **MC33771C_MEAS_VBG_DIAG_ADC1A_MEAS_VBG_DIAG_ADC1A**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_VBG_DIAG_ADC1A_MEAS_VBG_DIAG_ADC1A_SHIFT) & MC33771C_MEAS_VBG_DIAG_ADC1A_MEAS_VBG_DIAG_ADC1A_MASK)
- #define **MC33771C_MEAS_VBG_DIAG_ADC1A_DATA_RDY_SHIFT** (0xFU)
- #define **MC33771C_MEAS_VBG_DIAG_ADC1A_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_VBG_DIAG_ADC1A_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_VBG_DIAG_ADC1A_DATA_RDY_SHIFT) & MC33771C_MEAS_VBG_DIAG_ADC1A_DATA_RDY_MASK)
- #define **MC33771C_MEAS_VBG_DIAG_ADC1A_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_VBG_DIAG_ADC1A_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_MEAS_VBG_DIAG_ADC1B_OFFSET** (0x4AU)
- #define **MC33771C_MEAS_VBG_DIAG_ADC1B_POR_VAL** (0x0U)
- #define **MC33771C_MEAS_VBG_DIAG_ADC1B_MEAS_VBG_DIAG_ADC1B_SHIFT** (0x0U)
- #define **MC33771C_MEAS_VBG_DIAG_ADC1B_MEAS_VBG_DIAG_ADC1B_MASK** (0x7FFFU)
- #define **MC33771C_MEAS_VBG_DIAG_ADC1B_MEAS_VBG_DIAG_ADC1B**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_VBG_DIAG_ADC1B_MEAS_VBG_DIAG_ADC1B_SHIFT) & MC33771C_MEAS_VBG_DIAG_ADC1B_MEAS_VBG_DIAG_ADC1B_MASK)
- #define **MC33771C_MEAS_VBG_DIAG_ADC1B_DATA_RDY_SHIFT** (0xFU)

- #define **MC33771C_MEAS_VBG_DIAG_ADC1B_DATA_RDY_MASK** (0x8000U)
- #define **MC33771C_MEAS_VBG_DIAG_ADC1B_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_MEAS_VBG_DIAG_ADC1B_DATA_RDY_SHIFT) & MC33771C_MEAS_VBG_DIAG_ADC1B_DATA_RDY_MASK)
- #define **MC33771C_MEAS_VBG_DIAG_ADC1B_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33771C_MEAS_VBG_DIAG_ADC1B_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33771C_TH_ALL_CT_OFFSET** (0x4BU)
- #define **MC33771C_TH_ALL_CT_POR_VAL** (0xD780U)
- #define **MC33771C_TH_ALL_CT_ALL_CT_UV_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_ALL_CT_ALL_CT_UV_TH_MASK** (0xFFU)
- #define **MC33771C_TH_ALL_CT_ALL_CT_UV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_ALL_CT_ALL_CT_UV_TH_SHIFT) & MC33771C_TH_ALL_CT_ALL_CT_UV_TH_MASK)
- #define **MC33771C_TH_ALL_CT_ALL_CT_UV_TH_DEFAULT_ENUM_VAL** (0x80U)
- #define **MC33771C_TH_ALL_CT_ALL_CT_OV_TH_SHIFT** (0x8U)
- #define **MC33771C_TH_ALL_CT_ALL_CT_OV_TH_MASK** (0xFF00U)
- #define **MC33771C_TH_ALL_CT_ALL_CT_OV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_ALL_CT_ALL_CT_OV_TH_SHIFT) & MC33771C_TH_ALL_CT_ALL_CT_OV_TH_MASK)
- #define **MC33771C_TH_ALL_CT_ALL_CT_OV_TH_DEFAULT_ENUM_VAL** (0xD7U)
- #define **MC33771C_TH_CT14_OFFSET** (0x4CU)
- #define **MC33771C_TH_CT14_POR_VAL** (0xD780U)
- #define **MC33771C_TH_CT14_CT_UV_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_CT14_CT_UV_TH_MASK** (0xFFU)
- #define **MC33771C_TH_CT14_CT_UV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT14_CT_UV_TH_SHIFT) & MC33771C_TH_CT14_CT_UV_TH_MASK)
- #define **MC33771C_TH_CT14_CT_UV_TH_DEFAULT_ENUM_VAL** (0x80U)
- #define **MC33771C_TH_CT14_CT_OV_TH_SHIFT** (0x8U)
- #define **MC33771C_TH_CT14_CT_OV_TH_MASK** (0xFF00U)
- #define **MC33771C_TH_CT14_CT_OV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT14_CT_OV_TH_SHIFT) & MC33771C_TH_CT14_CT_OV_TH_MASK)
- #define **MC33771C_TH_CT14_CT_OV_TH_DEFAULT_ENUM_VAL** (0xD7U)
- #define **MC33771C_TH_CT13_OFFSET** (0x4DU)
- #define **MC33771C_TH_CT13_POR_VAL** (0xD780U)
- #define **MC33771C_TH_CT13_CT_UV_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_CT13_CT_UV_TH_MASK** (0xFFU)
- #define **MC33771C_TH_CT13_CT_UV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT13_CT_UV_TH_SHIFT) & MC33771C_TH_CT13_CT_UV_TH_MASK)
- #define **MC33771C_TH_CT13_CT_UV_TH_DEFAULT_ENUM_VAL** (0x80U)
- #define **MC33771C_TH_CT13_CT_OV_TH_SHIFT** (0x8U)
- #define **MC33771C_TH_CT13_CT_OV_TH_MASK** (0xFF00U)
- #define **MC33771C_TH_CT13_CT_OV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT13_CT_OV_TH_SHIFT) & MC33771C_TH_CT13_CT_OV_TH_MASK)
- #define **MC33771C_TH_CT13_CT_OV_TH_DEFAULT_ENUM_VAL** (0xD7U)
- #define **MC33771C_TH_CT12_OFFSET** (0x4EU)
- #define **MC33771C_TH_CT12_POR_VAL** (0xD780U)
- #define **MC33771C_TH_CT12_CT_UV_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_CT12_CT_UV_TH_MASK** (0xFFU)
- #define **MC33771C_TH_CT12_CT_UV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT12_CT_UV_TH_SHIFT) & MC33771C_TH_CT12_CT_UV_TH_MASK)
- #define **MC33771C_TH_CT12_CT_UV_TH_DEFAULT_ENUM_VAL** (0x80U)
- #define **MC33771C_TH_CT12_CT_OV_TH_SHIFT** (0x8U)
- #define **MC33771C_TH_CT12_CT_OV_TH_MASK** (0xFF00U)
- #define **MC33771C_TH_CT12_CT_OV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT12_CT_OV_TH_SHIFT) & MC33771C_TH_CT12_CT_OV_TH_MASK)

- #define **MC33771C_TH_CT12_CT_OV_TH_DEFAULT_ENUM_VAL** (0xD7U)
- #define **MC33771C_TH_CT11_OFFSET** (0x4FU)
- #define **MC33771C_TH_CT11_POR_VAL** (0xD780U)
- #define **MC33771C_TH_CT11_CT_UV_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_CT11_CT_UV_TH_MASK** (0xFFU)
- #define **MC33771C_TH_CT11_CT_UV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT11_CT_UV_TH_SHIFT) & MC33771C_TH_CT11_CT_UV_TH_MASK)
- #define **MC33771C_TH_CT11_CT_UV_TH_DEFAULT_ENUM_VAL** (0x80U)
- #define **MC33771C_TH_CT11_CT_OV_TH_SHIFT** (0x8U)
- #define **MC33771C_TH_CT11_CT_OV_TH_MASK** (0xFF00U)
- #define **MC33771C_TH_CT11_CT_OV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT11_CT_OV_TH_SHIFT) & MC33771C_TH_CT11_CT_OV_TH_MASK)
- #define **MC33771C_TH_CT11_CT_OV_TH_DEFAULT_ENUM_VAL** (0xD7U)
- #define **MC33771C_TH_CT10_OFFSET** (0x50U)
- #define **MC33771C_TH_CT10_POR_VAL** (0xD780U)
- #define **MC33771C_TH_CT10_CT_UV_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_CT10_CT_UV_TH_MASK** (0xFFU)
- #define **MC33771C_TH_CT10_CT_UV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT10_CT_UV_TH_SHIFT) & MC33771C_TH_CT10_CT_UV_TH_MASK)
- #define **MC33771C_TH_CT10_CT_UV_TH_DEFAULT_ENUM_VAL** (0x80U)
- #define **MC33771C_TH_CT10_CT_OV_TH_SHIFT** (0x8U)
- #define **MC33771C_TH_CT10_CT_OV_TH_MASK** (0xFF00U)
- #define **MC33771C_TH_CT10_CT_OV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT10_CT_OV_TH_SHIFT) & MC33771C_TH_CT10_CT_OV_TH_MASK)
- #define **MC33771C_TH_CT10_CT_OV_TH_DEFAULT_ENUM_VAL** (0xD7U)
- #define **MC33771C_TH_CT9_OFFSET** (0x51U)
- #define **MC33771C_TH_CT9_POR_VAL** (0xD780U)
- #define **MC33771C_TH_CT9_CT_UV_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_CT9_CT_UV_TH_MASK** (0xFFU)
- #define **MC33771C_TH_CT9_CT_UV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT9_CT_UV_TH_SHIFT) & MC33771C_TH_CT9_CT_UV_TH_MASK)
- #define **MC33771C_TH_CT9_CT_UV_TH_DEFAULT_ENUM_VAL** (0x80U)
- #define **MC33771C_TH_CT9_CT_OV_TH_SHIFT** (0x8U)
- #define **MC33771C_TH_CT9_CT_OV_TH_MASK** (0xFF00U)
- #define **MC33771C_TH_CT9_CT_OV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT9_CT_OV_TH_SHIFT) & MC33771C_TH_CT9_CT_OV_TH_MASK)
- #define **MC33771C_TH_CT9_CT_OV_TH_DEFAULT_ENUM_VAL** (0xD7U)
- #define **MC33771C_TH_CT8_OFFSET** (0x52U)
- #define **MC33771C_TH_CT8_POR_VAL** (0xD780U)
- #define **MC33771C_TH_CT8_CT_UV_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_CT8_CT_UV_TH_MASK** (0xFFU)
- #define **MC33771C_TH_CT8_CT_UV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT8_CT_UV_TH_SHIFT) & MC33771C_TH_CT8_CT_UV_TH_MASK)
- #define **MC33771C_TH_CT8_CT_UV_TH_DEFAULT_ENUM_VAL** (0x80U)
- #define **MC33771C_TH_CT8_CT_OV_TH_SHIFT** (0x8U)
- #define **MC33771C_TH_CT8_CT_OV_TH_MASK** (0xFF00U)
- #define **MC33771C_TH_CT8_CT_OV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT8_CT_OV_TH_SHIFT) & MC33771C_TH_CT8_CT_OV_TH_MASK)
- #define **MC33771C_TH_CT8_CT_OV_TH_DEFAULT_ENUM_VAL** (0xD7U)
- #define **MC33771C_TH_CT7_OFFSET** (0x53U)
- #define **MC33771C_TH_CT7_POR_VAL** (0xD780U)
- #define **MC33771C_TH_CT7_CT_UV_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_CT7_CT_UV_TH_MASK** (0xFFU)
- #define **MC33771C_TH_CT7_CT_UV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT7_CT_UV_TH_SHIFT) & MC33771C_TH_CT7_CT_UV_TH_MASK)
- #define **MC33771C_TH_CT7_CT_UV_TH_DEFAULT_ENUM_VAL** (0x80U)
- #define **MC33771C_TH_CT7_CT_OV_TH_SHIFT** (0x8U)

- #define **MC33771C_TH_CT7_CT_OV_TH_MASK** (0xFF00U)
- #define **MC33771C_TH_CT7_CT_OV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT7_CT_OV_TH_SHIFT) & MC33771C_TH_CT7_CT_OV_TH_MASK)
- #define **MC33771C_TH_CT7_CT_OV_TH_DEFAULT_ENUM_VAL** (0xD7U)
- #define **MC33771C_TH_CT6_OFFSET** (0x54U)
- #define **MC33771C_TH_CT6_POR_VAL** (0xD780U)
- #define **MC33771C_TH_CT6_CT_UV_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_CT6_CT_UV_TH_MASK** (0xFFU)
- #define **MC33771C_TH_CT6_CT_UV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT6_CT_UV_TH_SHIFT) & MC33771C_TH_CT6_CT_UV_TH_MASK)
- #define **MC33771C_TH_CT6_CT_UV_TH_DEFAULT_ENUM_VAL** (0x80U)
- #define **MC33771C_TH_CT6_CT_OV_TH_SHIFT** (0x8U)
- #define **MC33771C_TH_CT6_CT_OV_TH_MASK** (0xFF00U)
- #define **MC33771C_TH_CT6_CT_OV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT6_CT_OV_TH_SHIFT) & MC33771C_TH_CT6_CT_OV_TH_MASK)
- #define **MC33771C_TH_CT6_CT_OV_TH_DEFAULT_ENUM_VAL** (0xD7U)
- #define **MC33771C_TH_CT5_OFFSET** (0x55U)
- #define **MC33771C_TH_CT5_POR_VAL** (0xD780U)
- #define **MC33771C_TH_CT5_CT_UV_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_CT5_CT_UV_TH_MASK** (0xFFU)
- #define **MC33771C_TH_CT5_CT_UV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT5_CT_UV_TH_SHIFT) & MC33771C_TH_CT5_CT_UV_TH_MASK)
- #define **MC33771C_TH_CT5_CT_UV_TH_DEFAULT_ENUM_VAL** (0x80U)
- #define **MC33771C_TH_CT5_CT_OV_TH_SHIFT** (0x8U)
- #define **MC33771C_TH_CT5_CT_OV_TH_MASK** (0xFF00U)
- #define **MC33771C_TH_CT5_CT_OV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT5_CT_OV_TH_SHIFT) & MC33771C_TH_CT5_CT_OV_TH_MASK)
- #define **MC33771C_TH_CT5_CT_OV_TH_DEFAULT_ENUM_VAL** (0xD7U)
- #define **MC33771C_TH_CT4_OFFSET** (0x56U)
- #define **MC33771C_TH_CT4_POR_VAL** (0xD780U)
- #define **MC33771C_TH_CT4_CT_UV_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_CT4_CT_UV_TH_MASK** (0xFFU)
- #define **MC33771C_TH_CT4_CT_UV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT4_CT_UV_TH_SHIFT) & MC33771C_TH_CT4_CT_UV_TH_MASK)
- #define **MC33771C_TH_CT4_CT_UV_TH_DEFAULT_ENUM_VAL** (0x80U)
- #define **MC33771C_TH_CT4_CT_OV_TH_SHIFT** (0x8U)
- #define **MC33771C_TH_CT4_CT_OV_TH_MASK** (0xFF00U)
- #define **MC33771C_TH_CT4_CT_OV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT4_CT_OV_TH_SHIFT) & MC33771C_TH_CT4_CT_OV_TH_MASK)
- #define **MC33771C_TH_CT4_CT_OV_TH_DEFAULT_ENUM_VAL** (0xD7U)
- #define **MC33771C_TH_CT3_OFFSET** (0x57U)
- #define **MC33771C_TH_CT3_POR_VAL** (0xD780U)
- #define **MC33771C_TH_CT3_CT_UV_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_CT3_CT_UV_TH_MASK** (0xFFU)
- #define **MC33771C_TH_CT3_CT_UV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT3_CT_UV_TH_SHIFT) & MC33771C_TH_CT3_CT_UV_TH_MASK)
- #define **MC33771C_TH_CT3_CT_UV_TH_DEFAULT_ENUM_VAL** (0x80U)
- #define **MC33771C_TH_CT3_CT_OV_TH_SHIFT** (0x8U)
- #define **MC33771C_TH_CT3_CT_OV_TH_MASK** (0xFF00U)
- #define **MC33771C_TH_CT3_CT_OV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT3_CT_OV_TH_SHIFT) & MC33771C_TH_CT3_CT_OV_TH_MASK)
- #define **MC33771C_TH_CT3_CT_OV_TH_DEFAULT_ENUM_VAL** (0xD7U)
- #define **MC33771C_TH_CT2_OFFSET** (0x58U)
- #define **MC33771C_TH_CT2_POR_VAL** (0xD780U)
- #define **MC33771C_TH_CT2_CT_UV_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_CT2_CT_UV_TH_MASK** (0xFFU)

- #define **MC33771C_TH_CT2_CT_UV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT2_CT_UV_TH_SHIFT) & MC33771C_TH_CT2_CT_UV_TH_MASK)
- #define **MC33771C_TH_CT2_CT_UV_TH_DEFAULT_ENUM_VAL** (0x80U)
- #define **MC33771C_TH_CT2_CT_OV_TH_SHIFT** (0x8U)
- #define **MC33771C_TH_CT2_CT_OV_TH_MASK** (0xFF00U)
- #define **MC33771C_TH_CT2_CT_OV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT2_CT_OV_TH_SHIFT) & MC33771C_TH_CT2_CT_OV_TH_MASK)
- #define **MC33771C_TH_CT2_CT_OV_TH_DEFAULT_ENUM_VAL** (0xD7U)
- #define **MC33771C_TH_CT1_OFFSET** (0x59U)
- #define **MC33771C_TH_CT1_POR_VAL** (0xD780U)
- #define **MC33771C_TH_CT1_CT_UV_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_CT1_CT_UV_TH_MASK** (0xFFU)
- #define **MC33771C_TH_CT1_CT_UV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT1_CT_UV_TH_SHIFT) & MC33771C_TH_CT1_CT_UV_TH_MASK)
- #define **MC33771C_TH_CT1_CT_UV_TH_DEFAULT_ENUM_VAL** (0x80U)
- #define **MC33771C_TH_CT1_CT_OV_TH_SHIFT** (0x8U)
- #define **MC33771C_TH_CT1_CT_OV_TH_MASK** (0xFF00U)
- #define **MC33771C_TH_CT1_CT_OV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_CT1_CT_OV_TH_SHIFT) & MC33771C_TH_CT1_CT_OV_TH_MASK)
- #define **MC33771C_TH_CT1_CT_OV_TH_DEFAULT_ENUM_VAL** (0xD7U)
- #define **MC33771C_TH_AN6_OT_OFFSET** (0x5AU)
- #define **MC33771C_TH_AN6_OT_POR_VAL** (0xEDU)
- #define **MC33771C_TH_AN6_OT_AN_OT_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_AN6_OT_AN_OT_TH_MASK** (0x3FFU)
- #define **MC33771C_TH_AN6_OT_AN_OT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_AN6_OT_AN_OT_TH_SHIFT) & MC33771C_TH_AN6_OT_AN_OT_TH_MASK)
- #define **MC33771C_TH_AN6_OT_AN_OT_TH_DEFAULT_ENUM_VAL** (0xEDU)
- #define **MC33771C_TH_AN5_OT_OFFSET** (0x5BU)
- #define **MC33771C_TH_AN5_OT_POR_VAL** (0xEDU)
- #define **MC33771C_TH_AN5_OT_AN_OT_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_AN5_OT_AN_OT_TH_MASK** (0x3FFU)
- #define **MC33771C_TH_AN5_OT_AN_OT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_AN5_OT_AN_OT_TH_SHIFT) & MC33771C_TH_AN5_OT_AN_OT_TH_MASK)
- #define **MC33771C_TH_AN5_OT_AN_OT_TH_DEFAULT_ENUM_VAL** (0xEDU)
- #define **MC33771C_TH_AN4_OT_OFFSET** (0x5CU)
- #define **MC33771C_TH_AN4_OT_POR_VAL** (0xEDU)
- #define **MC33771C_TH_AN4_OT_AN_OT_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_AN4_OT_AN_OT_TH_MASK** (0x3FFU)
- #define **MC33771C_TH_AN4_OT_AN_OT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_AN4_OT_AN_OT_TH_SHIFT) & MC33771C_TH_AN4_OT_AN_OT_TH_MASK)
- #define **MC33771C_TH_AN4_OT_AN_OT_TH_DEFAULT_ENUM_VAL** (0xEDU)
- #define **MC33771C_TH_AN3_OT_OFFSET** (0x5DU)
- #define **MC33771C_TH_AN3_OT_POR_VAL** (0xEDU)
- #define **MC33771C_TH_AN3_OT_AN_OT_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_AN3_OT_AN_OT_TH_MASK** (0x3FFU)
- #define **MC33771C_TH_AN3_OT_AN_OT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_AN3_OT_AN_OT_TH_SHIFT) & MC33771C_TH_AN3_OT_AN_OT_TH_MASK)
- #define **MC33771C_TH_AN3_OT_AN_OT_TH_DEFAULT_ENUM_VAL** (0xEDU)
- #define **MC33771C_TH_AN2_OT_OFFSET** (0x5EU)
- #define **MC33771C_TH_AN2_OT_POR_VAL** (0xEDU)
- #define **MC33771C_TH_AN2_OT_AN_OT_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_AN2_OT_AN_OT_TH_MASK** (0x3FFU)

- #define **MC33771C_TH_AN2_OT_AN_OT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_AN2_OT_AN_OT_TH_SHIFT) & MC33771C_TH_AN2_OT_AN_OT_TH_MASK)
- #define **MC33771C_TH_AN2_OT_AN_OT_TH_DEFAULT_ENUM_VAL** (0xEDU)
- #define **MC33771C_TH_AN1_OT_OFFSET** (0x5FU)
- #define **MC33771C_TH_AN1_OT_POR_VAL** (0xEDU)
- #define **MC33771C_TH_AN1_OT_AN_OT_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_AN1_OT_AN_OT_TH_MASK** (0x3FFU)
- #define **MC33771C_TH_AN1_OT_AN_OT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_AN1_OT_AN_OT_TH_SHIFT) & MC33771C_TH_AN1_OT_AN_OT_TH_MASK)
- #define **MC33771C_TH_AN1_OT_AN_OT_TH_DEFAULT_ENUM_VAL** (0xEDU)
- #define **MC33771C_TH_AN0_OT_OFFSET** (0x60U)
- #define **MC33771C_TH_AN0_OT_POR_VAL** (0xEDU)
- #define **MC33771C_TH_AN0_OT_AN_OT_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_AN0_OT_AN_OT_TH_MASK** (0x3FFU)
- #define **MC33771C_TH_AN0_OT_AN_OT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_AN0_OT_AN_OT_TH_SHIFT) & MC33771C_TH_AN0_OT_AN_OT_TH_MASK)
- #define **MC33771C_TH_AN0_OT_AN_OT_TH_DEFAULT_ENUM_VAL** (0xEDU)
- #define **MC33771C_TH_AN6_UT_OFFSET** (0x61U)
- #define **MC33771C_TH_AN6_UT_POR_VAL** (0x30EU)
- #define **MC33771C_TH_AN6_UT_AN_UT_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_AN6_UT_AN_UT_TH_MASK** (0x3FFU)
- #define **MC33771C_TH_AN6_UT_AN_UT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_AN6_UT_AN_UT_TH_SHIFT) & MC33771C_TH_AN6_UT_AN_UT_TH_MASK)
- #define **MC33771C_TH_AN6_UT_AN_UT_TH_DEFAULT_ENUM_VAL** (0x30EU)
- #define **MC33771C_TH_AN5_UT_OFFSET** (0x62U)
- #define **MC33771C_TH_AN5_UT_POR_VAL** (0x30EU)
- #define **MC33771C_TH_AN5_UT_AN_UT_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_AN5_UT_AN_UT_TH_MASK** (0x3FFU)
- #define **MC33771C_TH_AN5_UT_AN_UT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_AN5_UT_AN_UT_TH_SHIFT) & MC33771C_TH_AN5_UT_AN_UT_TH_MASK)
- #define **MC33771C_TH_AN5_UT_AN_UT_TH_DEFAULT_ENUM_VAL** (0x30EU)
- #define **MC33771C_TH_AN4_UT_OFFSET** (0x63U)
- #define **MC33771C_TH_AN4_UT_POR_VAL** (0x30EU)
- #define **MC33771C_TH_AN4_UT_AN_UT_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_AN4_UT_AN_UT_TH_MASK** (0x3FFU)
- #define **MC33771C_TH_AN4_UT_AN_UT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_AN4_UT_AN_UT_TH_SHIFT) & MC33771C_TH_AN4_UT_AN_UT_TH_MASK)
- #define **MC33771C_TH_AN4_UT_AN_UT_TH_DEFAULT_ENUM_VAL** (0x30EU)
- #define **MC33771C_TH_AN3_UT_OFFSET** (0x64U)
- #define **MC33771C_TH_AN3_UT_POR_VAL** (0x30EU)
- #define **MC33771C_TH_AN3_UT_AN_UT_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_AN3_UT_AN_UT_TH_MASK** (0x3FFU)
- #define **MC33771C_TH_AN3_UT_AN_UT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_AN3_UT_AN_UT_TH_SHIFT) & MC33771C_TH_AN3_UT_AN_UT_TH_MASK)
- #define **MC33771C_TH_AN3_UT_AN_UT_TH_DEFAULT_ENUM_VAL** (0x30EU)
- #define **MC33771C_TH_AN2_UT_OFFSET** (0x65U)
- #define **MC33771C_TH_AN2_UT_POR_VAL** (0x30EU)
- #define **MC33771C_TH_AN2_UT_AN_UT_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_AN2_UT_AN_UT_TH_MASK** (0x3FFU)

- #define **MC33771C_TH_AN2_UT_AN_UT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_AN2_UT_AN_UT_TH_SHIFT) & MC33771C_TH_AN2_UT_AN_UT_TH_MASK)
- #define **MC33771C_TH_AN2_UT_AN_UT_TH_DEFAULT_ENUM_VAL** (0x30EU)
- #define **MC33771C_TH_AN1_UT_OFFSET** (0x66U)
- #define **MC33771C_TH_AN1_UT_POR_VAL** (0x30EU)
- #define **MC33771C_TH_AN1_UT_AN_UT_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_AN1_UT_AN_UT_TH_MASK** (0x3FFU)
- #define **MC33771C_TH_AN1_UT_AN_UT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_AN1_UT_AN_UT_TH_SHIFT) & MC33771C_TH_AN1_UT_AN_UT_TH_MASK)
- #define **MC33771C_TH_AN1_UT_AN_UT_TH_DEFAULT_ENUM_VAL** (0x30EU)
- #define **MC33771C_TH_AN0_UT_OFFSET** (0x67U)
- #define **MC33771C_TH_AN0_UT_POR_VAL** (0x30EU)
- #define **MC33771C_TH_AN0_UT_AN_UT_TH_SHIFT** (0x0U)
- #define **MC33771C_TH_AN0_UT_AN_UT_TH_MASK** (0x3FFU)
- #define **MC33771C_TH_AN0_UT_AN_UT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_AN0_UT_AN_UT_TH_SHIFT) & MC33771C_TH_AN0_UT_AN_UT_TH_MASK)
- #define **MC33771C_TH_AN0_UT_AN_UT_TH_DEFAULT_ENUM_VAL** (0x30EU)
- #define **MC33771C_TH_ISENSE_OC_OFFSET** (0x68U)
- #define **MC33771C_TH_ISENSE_OC_POR_VAL** (0x0U)
- #define **MC33771C_TH_ISENSE_OC_TH_ISENSE_OC_SHIFT** (0x0U)
- #define **MC33771C_TH_ISENSE_OC_TH_ISENSE_OC_MASK** (0xFFFU)
- #define **MC33771C_TH_ISENSE_OC_TH_ISENSE_OC**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_ISENSE_OC_TH_ISENSE_OC_SHIFT) & MC33771C_TH_ISENSE_OC_TH_ISENSE_OC_MASK)
- #define **MC33771C_TH_COULOMB_CNT_MSB_OFFSET** (0x69U)
- #define **MC33771C_TH_COULOMB_CNT_MSB_POR_VAL** (0x0U)
- #define **MC33771C_TH_COULOMB_CNT_MSB_TH_COULOMB_CNT_MSB_SHIFT** (0x0U)
- #define **MC33771C_TH_COULOMB_CNT_MSB_TH_COULOMB_CNT_MSB_MASK** (0xFFFFU)
- #define **MC33771C_TH_COULOMB_CNT_MSB_TH_COULOMB_CNT_MSB**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_COULOMB_CNT_MSB_TH_COULOMB_CNT_MSB_SHIFT) & MC33771C_TH_COULOMB_CNT_MSB_TH_COULOMB_CNT_MSB_MASK)
- #define **MC33771C_TH_COULOMB_CNT_LSB_OFFSET** (0x6AU)
- #define **MC33771C_TH_COULOMB_CNT_LSB_POR_VAL** (0x0U)
- #define **MC33771C_TH_COULOMB_CNT_LSB_TH_COULOMB_CNT_LSB_SHIFT** (0x0U)
- #define **MC33771C_TH_COULOMB_CNT_LSB_TH_COULOMB_CNT_LSB_MASK** (0xFFFFU)
- #define **MC33771C_TH_COULOMB_CNT_LSB_TH_COULOMB_CNT_LSB**(x) ((uint16_t)((uint16_t)(x) << MC33771C_TH_COULOMB_CNT_LSB_TH_COULOMB_CNT_LSB_SHIFT) & MC33771C_TH_COULOMB_CNT_LSB_TH_COULOMB_CNT_LSB_MASK)
- #define **MC33771C_SILICON_REV_OFFSET** (0x6BU)
- #define **MC33771C_SILICON_REV_POR_VAL** (0x0U)
- #define **MC33771C_SILICON_REV_MREV_SHIFT** (0x0U)
- #define **MC33771C_SILICON_REV_MREV_MASK** (0x7U)
- #define **MC33771C_SILICON_REV_MREV**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SILICON_REV_MREV_SHIFT) & MC33771C_SILICON_REV_MREV_MASK)
- #define **MC33771C_SILICON_REV_FREV_SHIFT** (0x3U)
- #define **MC33771C_SILICON_REV_FREV_MASK** (0x38U)
- #define **MC33771C_SILICON_REV_FREV**(x) ((uint16_t)((uint16_t)(x) << MC33771C_SILICON_REV_FREV_SHIFT) & MC33771C_SILICON_REV_FREV_MASK)

- #define **MC33771C_EEPROM_CTRL_OFFSET** (0x6CU)
- #define **MC33771C_EEPROM_CTRL_POR_VAL** (0x0U)
- #define **MC33771C_EEPROM_CTRL_READ_DATA_SHIFT** (0x0U)
- #define **MC33771C_EEPROM_CTRL_READ_DATA_MASK** (0xFFU)
- #define **MC33771C_EEPROM_CTRL_READ_DATA**(x) ((uint16_t)((uint16_t)(x) << MC33771C_EEPROM_CTRL_READ_DATA_SHIFT) & MC33771C_EEPROM_CTRL_READ_DATA_MASK)
- #define **MC33771C_EEPROM_CTRL_DATA_TO_WRITE_SHIFT** (0x0U)
- #define **MC33771C_EEPROM_CTRL_DATA_TO_WRITE_MASK** (0xFFU)
- #define **MC33771C_EEPROM_CTRL_DATA_TO_WRITE**(x) ((uint16_t)((uint16_t)(x) << MC33771C_EEPROM_CTRL_DATA_TO_WRITE_SHIFT) & MC33771C_EEPROM_CTRL_DATA_TO_WRITE_MASK)
- #define **MC33771C_EEPROM_CTRL_EEPROM_ADD_SHIFT** (0x8U)
- #define **MC33771C_EEPROM_CTRL_EEPROM_ADD_MASK** (0x7F00U)
- #define **MC33771C_EEPROM_CTRL_EEPROM_ADD**(x) ((uint16_t)((uint16_t)(x) << MC33771C_EEPROM_CTRL_EEPROM_ADD_SHIFT) & MC33771C_EEPROM_CTRL_EEPROM_ADD_MASK)
- #define **MC33771C_EEPROM_CTRL_EE_PRESENT_SHIFT** (0xDU)
- #define **MC33771C_EEPROM_CTRL_EE_PRESENT_MASK** (0x2000U)
- #define **MC33771C_EEPROM_CTRL_EE_PRESENT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_EEPROM_CTRL_EE_PRESENT_SHIFT) & MC33771C_EEPROM_CTRL_EE_PRESENT_MASK)
- #define **MC33771C_EEPROM_CTRL_EE_PRESENT_NOT_DETECTED_ENUM_VAL** (0x0U)
- #define **MC33771C_EEPROM_CTRL_EE_PRESENT_DETECTED_ENUM_VAL** (0x1U)
- #define **MC33771C_EEPROM_CTRL_ERROR_SHIFT** (0xEU)
- #define **MC33771C_EEPROM_CTRL_ERROR_MASK** (0x4000U)
- #define **MC33771C_EEPROM_CTRL_ERROR**(x) ((uint16_t)((uint16_t)(x) << MC33771C_EEPROM_CTRL_ERROR_SHIFT) & MC33771C_EEPROM_CTRL_ERROR_MASK)
- #define **MC33771C_EEPROM_CTRL_ERROR_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33771C_EEPROM_CTRL_ERROR_ERROR_ENUM_VAL** (0x1U)
- #define **MC33771C_EEPROM_CTRL_BUSY_SHIFT** (0xFU)
- #define **MC33771C_EEPROM_CTRL_BUSY_MASK** (0x8000U)
- #define **MC33771C_EEPROM_CTRL_BUSY**(x) ((uint16_t)((uint16_t)(x) << MC33771C_EEPROM_CTRL_BUSY_SHIFT) & MC33771C_EEPROM_CTRL_BUSY_MASK)
- #define **MC33771C_EEPROM_CTRL_BUSY_COMPLETED_ENUM_VAL** (0x0U)
- #define **MC33771C_EEPROM_CTRL_BUSY_IN_PROGRESS_ENUM_VAL** (0x1U)
- #define **MC33771C_EEPROM_CTRL_R_W_SHIFT** (0xFU)
- #define **MC33771C_EEPROM_CTRL_R_W_MASK** (0x8000U)
- #define **MC33771C_EEPROM_CTRL_R_W**(x) ((uint16_t)((uint16_t)(x) << MC33771C_EEPROM_CTRL_R_W_SHIFT) & MC33771C_EEPROM_CTRL_R_W_MASK)
- #define **MC33771C_EEPROM_CTRL_R_W_WRITE_ENUM_VAL** (0x0U)
- #define **MC33771C_EEPROM_CTRL_R_W_READ_ENUM_VAL** (0x1U)
- #define **MC33771C_DED_ENCODE1_OFFSET** (0x6DU)
- #define **MC33771C_DED_ENCODE1_POR_VAL** (0x0U)
- #define **MC33771C_DED_ENCODE1_DED_HAMMING_COUT1_31_16_SHIFT** (0x0U)
- #define **MC33771C_DED_ENCODE1_DED_HAMMING_COUT1_31_16_MASK** (0xFFFFU)
- #define **MC33771C_DED_ENCODE1_DED_HAMMING_COUT1_31_16**(x) ((uint16_t)((uint16_t)(x) << MC33771C_DED_ENCODE1_DED_HAMMING_COUT1_31_16_SHIFT) & MC33771C_DED_ENCODE1_DED_HAMMING_COUT1_31_16_MASK)
- #define **MC33771C_DED_ENCODE2_OFFSET** (0x6EU)
- #define **MC33771C_DED_ENCODE2_POR_VAL** (0x0U)
- #define **MC33771C_DED_ENCODE2_DED_HAMMING_COUT1_15_0_SHIFT** (0x0U)
- #define **MC33771C_DED_ENCODE2_DED_HAMMING_COUT1_15_0_MASK** (0xFFFFU)

- #define **MC33771C_DED_ENCODE2_DED_HAMMING_COUT1_15_0**(x) ((uint16_t)((uint16_t)(x) << MC33771C_DED_ENCODE2_DED_HAMMING_COUT1_15_0_SHIFT) & MC33771C_DED_ENCODE2_DED_HAMMING_COUT1_15_0_MASK)
- #define **MC33771C_FUSE_MIRROR_DATA_OFFSET** (0x6FU)
- #define **MC33771C_FUSE_MIRROR_DATA_POR_VAL** (0x0U)
- #define **MC33771C_FUSE_MIRROR_DATA_FMR_DATA_SHIFT** (0x0U)
- #define **MC33771C_FUSE_MIRROR_DATA_FMR_DATA_MASK** (0xFFFFU)
- #define **MC33771C_FUSE_MIRROR_DATA_FMR_DATA**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FUSE_MIRROR_DATA_FMR_DATA_SHIFT) & MC33771C_FUSE_MIRROR_DATA_FMR_DATA_MASK)
- #define **MC33771C_FUSE_MIRROR_CNTL_OFFSET** (0x70U)
- #define **MC33771C_FUSE_MIRROR_CNTL_POR_VAL** (0x0U)
- #define **MC33771C_FUSE_MIRROR_CNTL_FST_ST_SHIFT** (0x0U)
- #define **MC33771C_FUSE_MIRROR_CNTL_FST_ST_MASK** (0x7U)
- #define **MC33771C_FUSE_MIRROR_CNTL_FST_ST**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FUSE_MIRROR_CNTL_FST_ST_SHIFT) & MC33771C_FUSE_MIRROR_CNTL_FST_ST_MASK)
- #define **MC33771C_FUSE_MIRROR_CNTL_FST_SHIFT** (0x0U)
- #define **MC33771C_FUSE_MIRROR_CNTL_FST_MASK** (0x7U)
- #define **MC33771C_FUSE_MIRROR_CNTL_FST**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FUSE_MIRROR_CNTL_FST_SHIFT) & MC33771C_FUSE_MIRROR_CNTL_FST_MASK)
- #define **MC33771C_FUSE_MIRROR_CNTL_FST_SPI_WRITE_ENABLE_ENUM_VAL** (0x0U)
- #define **MC33771C_FUSE_MIRROR_CNTL_FST_LP_ENUM_VAL** (0x4U)
- #define **MC33771C_FUSE_MIRROR_CNTL_FSTM_SHIFT** (0x3U)
- #define **MC33771C_FUSE_MIRROR_CNTL_FSTM_MASK** (0x8U)
- #define **MC33771C_FUSE_MIRROR_CNTL_FSTM**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FUSE_MIRROR_CNTL_FSTM_SHIFT) & MC33771C_FUSE_MIRROR_CNTL_FSTM_MASK)
- #define **MC33771C_FUSE_MIRROR_CNTL_FSTM_LOCKED_ENUM_VAL** (0x0U)
- #define **MC33771C_FUSE_MIRROR_CNTL_FSTM_UNLOCKED_ENUM_VAL** (0x1U)
- #define **MC33771C_FUSE_MIRROR_CNTL_FMR_ADDR_SHIFT** (0x8U)
- #define **MC33771C_FUSE_MIRROR_CNTL_FMR_ADDR_MASK** (0x1F00U)
- #define **MC33771C_FUSE_MIRROR_CNTL_FMR_ADDR**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FUSE_MIRROR_CNTL_FMR_ADDR_SHIFT) & MC33771C_FUSE_MIRROR_CNTL_FMR_ADDR_MASK)
- #define **MC33771C_FUSE_MIRROR_CNTL_SEC_ERR_FLT_SHIFT** (0xFU)
- #define **MC33771C_FUSE_MIRROR_CNTL_SEC_ERR_FLT_MASK** (0x8000U)
- #define **MC33771C_FUSE_MIRROR_CNTL_SEC_ERR_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33771C_FUSE_MIRROR_CNTL_SEC_ERR_FLT_SHIFT) & MC33771C_FUSE_MIRROR_CNTL_SEC_ERR_FLT_MASK)
- #define **MC33771C_FUSE_MIRROR_CNTL_SEC_ERR_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33771C_FUSE_MIRROR_CNTL_SEC_ERR_FLT_ERROR_ENUM_VAL** (0x1U)

Detailed Description

Register map for MC33771C device.

bcc/MC33772C.h File Reference

```
#include <stdint.h>
```

Macros

- #define **MC33772C_MCU_NR_OF_REGISTERS** (88U)
- #define **MC33772C_MCU_MAX_OFFSET** (0x70U)
- #define **MC33772C_INIT_OFFSET** (0x1U)
- #define **MC33772C_INIT_POR_VAL** (0x0U)
- #define **MC33772C_INIT_CID_SHIFT** (0x0U)
- #define **MC33772C_INIT_CID_MASK** (0x3FU)
- #define **MC33772C_INIT_CID**(x) ((uint16_t)((uint16_t)(x) << MC33772C_INIT_CID_SHIFT) & MC33772C_INIT_CID_MASK)
- #define **MC33772C_INIT_CID_DEFAULT_ENUM_VAL** (0x0U)
- #define **MC33772C_INIT_TPL2_TX_TERM_SHIFT** (0x6U)
- #define **MC33772C_INIT_TPL2_TX_TERM_MASK** (0x40U)
- #define **MC33772C_INIT_TPL2_TX_TERM**(x) ((uint16_t)((uint16_t)(x) << MC33772C_INIT_TPL2_TX_TERM_SHIFT) & MC33772C_INIT_TPL2_TX_TERM_MASK)
- #define **MC33772C_INIT_TPL2_TX_TERM_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_INIT_TPL2_TX_TERM_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_INIT_TPL1_TX_TERM_SHIFT** (0x7U)
- #define **MC33772C_INIT_TPL1_TX_TERM_MASK** (0x80U)
- #define **MC33772C_INIT_TPL1_TX_TERM**(x) ((uint16_t)((uint16_t)(x) << MC33772C_INIT_TPL1_TX_TERM_SHIFT) & MC33772C_INIT_TPL1_TX_TERM_MASK)
- #define **MC33772C_INIT_TPL1_TX_TERM_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_INIT_TPL1_TX_TERM_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_INIT_BUS_FW_SHIFT** (0x8U)
- #define **MC33772C_INIT_BUS_FW_MASK** (0x100U)
- #define **MC33772C_INIT_BUS_FW**(x) ((uint16_t)((uint16_t)(x) << MC33772C_INIT_BUS_FW_SHIFT) & MC33772C_INIT_BUS_FW_MASK)
- #define **MC33772C_INIT_BUS_FW_ENABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_INIT_BUS_FW_DISABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_CFG_GLOBAL_OFFSET** (0x2U)
- #define **MC33772C_SYS_CFG_GLOBAL_POR_VAL** (0x0U)
- #define **MC33772C_SYS_CFG_GLOBAL_GO2SLEEP_SHIFT** (0x0U)
- #define **MC33772C_SYS_CFG_GLOBAL_GO2SLEEP_MASK** (0x1U)
- #define **MC33772C_SYS_CFG_GLOBAL_GO2SLEEP**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_CFG_GLOBAL_GO2SLEEP_SHIFT) & MC33772C_SYS_CFG_GLOBAL_GO2SLEEP_MASK)
- #define **MC33772C_SYS_CFG_GLOBAL_GO2SLEEP_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_CFG_GLOBAL_GO2SLEEP_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_CFG1_OFFSET** (0x3U)
- #define **MC33772C_SYS_CFG1_POR_VAL** (0x1001U)
- #define **MC33772C_SYS_CFG1_WAVE_DC_BITX_SHIFT** (0x1U)
- #define **MC33772C_SYS_CFG1_WAVE_DC_BITX_MASK** (0x6U)
- #define **MC33772C_SYS_CFG1_WAVE_DC_BITX**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_CFG1_WAVE_DC_BITX_SHIFT) & MC33772C_SYS_CFG1_WAVE_DC_BITX_MASK)
- #define **MC33772C_SYS_CFG1_WAVE_DC_BITX_500US_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_CFG1_WAVE_DC_BITX_1MS_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_CFG1_WAVE_DC_BITX_10MS_ENUM_VAL** (0x2U)
- #define **MC33772C_SYS_CFG1_WAVE_DC_BITX_100MS_ENUM_VAL** (0x3U)
- #define **MC33772C_SYS_CFG1_FAULT_WAVE_SHIFT** (0x3U)
- #define **MC33772C_SYS_CFG1_FAULT_WAVE_MASK** (0x8U)

- #define **MC33772C_SYS_CFG1_FAULT_WAVE**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_CFG1_FAULT_WAVE_SHIFT) & MC33772C_SYS_CFG1_FAULT_WAVE_MASK)
- #define **MC33772C_SYS_CFG1_FAULT_WAVE_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_CFG1_FAULT_WAVE_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_CFG1_SOFT_RST_SHIFT** (0x4U)
- #define **MC33772C_SYS_CFG1_SOFT_RST_MASK** (0x10U)
- #define **MC33772C_SYS_CFG1_SOFT_RST**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_CFG1_SOFT_RST_SHIFT) & MC33772C_SYS_CFG1_SOFT_RST_MASK)
- #define **MC33772C_SYS_CFG1_SOFT_RST_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_CFG1_SOFT_RST_ACTIVE_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_CFG1_CB_MANUAL_PAUSE_SHIFT** (0x5U)
- #define **MC33772C_SYS_CFG1_CB_MANUAL_PAUSE_MASK** (0x20U)
- #define **MC33772C_SYS_CFG1_CB_MANUAL_PAUSE**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_CFG1_CB_MANUAL_PAUSE_SHIFT) & MC33772C_SYS_CFG1_CB_MANUAL_PAUSE_MASK)
- #define **MC33772C_SYS_CFG1_CB_MANUAL_PAUSE_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_CFG1_CB_MANUAL_PAUSE_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_CFG1_GO2DIAG_SHIFT** (0x6U)
- #define **MC33772C_SYS_CFG1_GO2DIAG_MASK** (0x40U)
- #define **MC33772C_SYS_CFG1_GO2DIAG**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_CFG1_GO2DIAG_SHIFT) & MC33772C_SYS_CFG1_GO2DIAG_MASK)
- #define **MC33772C_SYS_CFG1_GO2DIAG_EXIT_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_CFG1_GO2DIAG_ENTER_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_CFG1_DIAG_ST_SHIFT** (0x6U)
- #define **MC33772C_SYS_CFG1_DIAG_ST_MASK** (0x40U)
- #define **MC33772C_SYS_CFG1_DIAG_ST**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_CFG1_DIAG_ST_SHIFT) & MC33772C_SYS_CFG1_DIAG_ST_MASK)
- #define **MC33772C_SYS_CFG1_DIAG_ST_NOT_IN_DIAG_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_CFG1_DIAG_ST_IN_DIAG_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_CFG1_CB_DRVEN_SHIFT** (0x7U)
- #define **MC33772C_SYS_CFG1_CB_DRVEN_MASK** (0x80U)
- #define **MC33772C_SYS_CFG1_CB_DRVEN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_CFG1_CB_DRVEN_SHIFT) & MC33772C_SYS_CFG1_CB_DRVEN_MASK)
- #define **MC33772C_SYS_CFG1_CB_DRVEN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_CFG1_CB_DRVEN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_CFG1_I_MEAS_EN_SHIFT** (0x9U)
- #define **MC33772C_SYS_CFG1_I_MEAS_EN_MASK** (0x200U)
- #define **MC33772C_SYS_CFG1_I_MEAS_EN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_CFG1_I_MEAS_EN_SHIFT) & MC33772C_SYS_CFG1_I_MEAS_EN_MASK)
- #define **MC33772C_SYS_CFG1_I_MEAS_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_CFG1_I_MEAS_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_CFG1_DIAG_TIMEOUT_SHIFT** (0xAU)
- #define **MC33772C_SYS_CFG1_DIAG_TIMEOUT_MASK** (0x1C00U)
- #define **MC33772C_SYS_CFG1_DIAG_TIMEOUT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_CFG1_DIAG_TIMEOUT_SHIFT) & MC33772C_SYS_CFG1_DIAG_TIMEOUT_MASK)
- #define **MC33772C_SYS_CFG1_DIAG_TIMEOUT_NO_TIMER_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_CFG1_DIAG_TIMEOUT_0_05S_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_CFG1_DIAG_TIMEOUT_0_1S_ENUM_VAL** (0x2U)
- #define **MC33772C_SYS_CFG1_DIAG_TIMEOUT_0_2S_ENUM_VAL** (0x3U)
- #define **MC33772C_SYS_CFG1_DIAG_TIMEOUT_1S_ENUM_VAL** (0x4U)
- #define **MC33772C_SYS_CFG1_DIAG_TIMEOUT_2S_ENUM_VAL** (0x5U)
- #define **MC33772C_SYS_CFG1_DIAG_TIMEOUT_4S_ENUM_VAL** (0x6U)
- #define **MC33772C_SYS_CFG1_DIAG_TIMEOUT_8S_ENUM_VAL** (0x7U)

- #define **MC33772C_SYS_CFG1_CYCLIC_TIMER_SHIFT** (0xDU)
- #define **MC33772C_SYS_CFG1_CYCLIC_TIMER_MASK** (0xE000U)
- #define **MC33772C_SYS_CFG1_CYCLIC_TIMER**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_CFG1_CYCLIC_TIMER_SHIFT) & MC33772C_SYS_CFG1_CYCLIC_TIMER_MASK)
- #define **MC33772C_SYS_CFG1_CYCLIC_TIMER_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_CFG1_CYCLIC_TIMER_CONTINUOUS_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_CFG1_CYCLIC_TIMER_0_1S_ENUM_VAL** (0x2U)
- #define **MC33772C_SYS_CFG1_CYCLIC_TIMER_0_2S_ENUM_VAL** (0x3U)
- #define **MC33772C_SYS_CFG1_CYCLIC_TIMER_1S_ENUM_VAL** (0x4U)
- #define **MC33772C_SYS_CFG1_CYCLIC_TIMER_2S_ENUM_VAL** (0x5U)
- #define **MC33772C_SYS_CFG1_CYCLIC_TIMER_4S_ENUM_VAL** (0x6U)
- #define **MC33772C_SYS_CFG1_CYCLIC_TIMER_8S_ENUM_VAL** (0x7U)
- #define **MC33772C_SYS_CFG2_OFFSET** (0x4U)
- #define **MC33772C_SYS_CFG2_POR_VAL** (0x334U)
- #define **MC33772C_SYS_CFG2_HAMM_ENCOD_SHIFT** (0x0U)
- #define **MC33772C_SYS_CFG2_HAMM_ENCOD_MASK** (0x1U)
- #define **MC33772C_SYS_CFG2_HAMM_ENCOD**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_CFG2_HAMM_ENCOD_SHIFT) & MC33772C_SYS_CFG2_HAMM_ENCOD_MASK)
- #define **MC33772C_SYS_CFG2_HAMM_ENCOD_DECODE_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_CFG2_HAMM_ENCOD_ENCODE_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_CFG2_NUMB_ODD_SHIFT** (0x1U)
- #define **MC33772C_SYS_CFG2_NUMB_ODD_MASK** (0x2U)
- #define **MC33772C_SYS_CFG2_NUMB_ODD**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_CFG2_NUMB_ODD_SHIFT) & MC33772C_SYS_CFG2_NUMB_ODD_MASK)
- #define **MC33772C_SYS_CFG2_NUMB_ODD_EVEN_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_CFG2_NUMB_ODD_ODD_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_CFG2_VPRE_UV_SHIFT** (0x2U)
- #define **MC33772C_SYS_CFG2_VPRE_UV_MASK** (0x4U)
- #define **MC33772C_SYS_CFG2_VPRE_UV**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_CFG2_VPRE_UV_SHIFT) & MC33772C_SYS_CFG2_VPRE_UV_MASK)
- #define **MC33772C_SYS_CFG2_VPRE_UV_NOT_DETECTED_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_CFG2_VPRE_UV_DETECTED_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_CFG2_TIMEOUT_COMM_SHIFT** (0x4U)
- #define **MC33772C_SYS_CFG2_TIMEOUT_COMM_MASK** (0x30U)
- #define **MC33772C_SYS_CFG2_TIMEOUT_COMM**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_CFG2_TIMEOUT_COMM_SHIFT) & MC33772C_SYS_CFG2_TIMEOUT_COMM_MASK)
- #define **MC33772C_SYS_CFG2_TIMEOUT_COMM_32MS_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_CFG2_TIMEOUT_COMM_64MS_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_CFG2_TIMEOUT_COMM_128MS_ENUM_VAL** (0x2U)
- #define **MC33772C_SYS_CFG2_TIMEOUT_COMM_256MS_ENUM_VAL** (0x3U)
- #define **MC33772C_SYS_CFG2_FLT_RST_CFG_SHIFT** (0x6U)
- #define **MC33772C_SYS_CFG2_FLT_RST_CFG_MASK** (0x3C0U)
- #define **MC33772C_SYS_CFG2_FLT_RST_CFG**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_CFG2_FLT_RST_CFG_SHIFT) & MC33772C_SYS_CFG2_FLT_RST_CFG_MASK)
- #define **MC33772C_SYS_CFG2_FLT_RST_CFG_RESET_DISABLED_ENUM_VAL** (0x3U)
- #define **MC33772C_SYS_CFG2_FLT_RST_CFG_OSC_MON_ENUM_VAL** (0x5U)
- #define **MC33772C_SYS_CFG2_FLT_RST_CFG_OSC_MON_RESET_ENUM_VAL** (0x6U)
- #define **MC33772C_SYS_CFG2_FLT_RST_CFG_COM_RESET_ENUM_VAL** (0x9U)
- #define **MC33772C_SYS_CFG2_FLT_RST_CFG_COM_RESET_OSC_MON_ENUM_VAL** (0xA U)

- #define **MC33772C_SYS_CFG2_FLT_RST_CFG_COM_RESET_OSC_MON_RESET_ENUM_VAL** (0xCU)
- #define **MC33772C_SYS_CFG2_PREVIOUS_STATE_SHIFT** (0xAU)
- #define **MC33772C_SYS_CFG2_PREVIOUS_STATE_MASK** (0x1C00U)
- #define **MC33772C_SYS_CFG2_PREVIOUS_STATE**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_CFG2_PREVIOUS_STATE_SHIFT) & MC33772C_SYS_CFG2_PREVIOUS_STATE_MASK)
- #define **MC33772C_SYS_CFG2_PREVIOUS_STATE_INIT_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_CFG2_PREVIOUS_STATE_IDLE_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_CFG2_PREVIOUS_STATE_NORMAL_ENUM_VAL** (0x2U)
- #define **MC33772C_SYS_CFG2_PREVIOUS_STATE_DIAG_ENUM_VAL** (0x3U)
- #define **MC33772C_SYS_CFG2_PREVIOUS_STATE_CYCLIC_WUP_ENUM_VAL** (0x6U)
- #define **MC33772C_SYS_CFG2_PREVIOUS_STATE_SLEEP_ENUM_VAL** (0x7U)
- #define **MC33772C_SYS_DIAG_OFFSET** (0x5U)
- #define **MC33772C_SYS_DIAG_POR_VAL** (0x0U)
- #define **MC33772C_SYS_DIAG_CB_OL_EVEN_SHIFT** (0x0U)
- #define **MC33772C_SYS_DIAG_CB_OL_EVEN_MASK** (0x1U)
- #define **MC33772C_SYS_DIAG_CB_OL_EVEN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_DIAG_CB_OL_EVEN_SHIFT) & MC33772C_SYS_DIAG_CB_OL_EVEN_MASK)
- #define **MC33772C_SYS_DIAG_CB_OL_EVEN_OPEN_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_DIAG_CB_OL_EVEN_CLOSED_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_DIAG_CB_OL_ODD_SHIFT** (0x1U)
- #define **MC33772C_SYS_DIAG_CB_OL_ODD_MASK** (0x2U)
- #define **MC33772C_SYS_DIAG_CB_OL_ODD**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_DIAG_CB_OL_ODD_SHIFT) & MC33772C_SYS_DIAG_CB_OL_ODD_MASK)
- #define **MC33772C_SYS_DIAG_CB_OL_ODD_OPEN_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_DIAG_CB_OL_ODD_CLOSED_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_DIAG_CT_OL_EVEN_SHIFT** (0x2U)
- #define **MC33772C_SYS_DIAG_CT_OL_EVEN_MASK** (0x4U)
- #define **MC33772C_SYS_DIAG_CT_OL_EVEN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_DIAG_CT_OL_EVEN_SHIFT) & MC33772C_SYS_DIAG_CT_OL_EVEN_MASK)
- #define **MC33772C_SYS_DIAG_CT_OL_EVEN_OPEN_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_DIAG_CT_OL_EVEN_CLOSED_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_DIAG_CT_OL_ODD_SHIFT** (0x3U)
- #define **MC33772C_SYS_DIAG_CT_OL_ODD_MASK** (0x8U)
- #define **MC33772C_SYS_DIAG_CT_OL_ODD**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_DIAG_CT_OL_ODD_SHIFT) & MC33772C_SYS_DIAG_CT_OL_ODD_MASK)
- #define **MC33772C_SYS_DIAG_CT_OL_ODD_OPEN_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_DIAG_CT_OL_ODD_CLOSED_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_DIAG_CT_OV_UV_SHIFT** (0x4U)
- #define **MC33772C_SYS_DIAG_CT_OV_UV_MASK** (0x10U)
- #define **MC33772C_SYS_DIAG_CT_OV_UV**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_DIAG_CT_OV_UV_SHIFT) & MC33772C_SYS_DIAG_CT_OV_UV_MASK)
- #define **MC33772C_SYS_DIAG_CT_OV_UV_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_DIAG_CT_OV_UV_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_DIAG_CT_LEAK_DIAG_SHIFT** (0x5U)
- #define **MC33772C_SYS_DIAG_CT_LEAK_DIAG_MASK** (0x20U)
- #define **MC33772C_SYS_DIAG_CT_LEAK_DIAG**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_DIAG_CT_LEAK_DIAG_SHIFT) & MC33772C_SYS_DIAG_CT_LEAK_DIAG_MASK)
- #define **MC33772C_SYS_DIAG_CT_LEAK_DIAG_NORMAL_ENUM_VAL** (0x0U)

- #define **MC33772C_SYS_DIAG_CT_LEAK_DIAG_DIFF_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_DIAG_POLARITY_SHIFT** (0x6U)
- #define **MC33772C_SYS_DIAG_POLARITY_MASK** (0x40U)
- #define **MC33772C_SYS_DIAG_POLARITY**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_DIAG_POLARITY_SHIFT) & MC33772C_SYS_DIAG_POLARITY_MASK)
- #define **MC33772C_SYS_DIAG_POLARITY_NONINVERTED_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_DIAG_POLARITY_INVERTED_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_DIAG_DA_DIAG_SHIFT** (0x7U)
- #define **MC33772C_SYS_DIAG_DA_DIAG_MASK** (0x80U)
- #define **MC33772C_SYS_DIAG_DA_DIAG**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_DIAG_DA_DIAG_SHIFT) & MC33772C_SYS_DIAG_DA_DIAG_MASK)
- #define **MC33772C_SYS_DIAG_DA_DIAG_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_DIAG_DA_DIAG_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_DIAG_ANX_TEMP_DIAG_SHIFT** (0x8U)
- #define **MC33772C_SYS_DIAG_ANX_TEMP_DIAG_MASK** (0x100U)
- #define **MC33772C_SYS_DIAG_ANX_TEMP_DIAG**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_DIAG_ANX_TEMP_DIAG_SHIFT) & MC33772C_SYS_DIAG_ANX_TEMP_DIAG_MASK)
- #define **MC33772C_SYS_DIAG_ANX_TEMP_DIAG_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_DIAG_ANX_TEMP_DIAG_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_DIAG_ANX_OL_DIAG_SHIFT** (0x9U)
- #define **MC33772C_SYS_DIAG_ANX_OL_DIAG_MASK** (0x200U)
- #define **MC33772C_SYS_DIAG_ANX_OL_DIAG**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_DIAG_ANX_OL_DIAG_SHIFT) & MC33772C_SYS_DIAG_ANX_OL_DIAG_MASK)
- #define **MC33772C_SYS_DIAG_ANX_OL_DIAG_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_DIAG_ANX_OL_DIAG_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_DIAG_ISENSE_OL_DIAG_SHIFT** (0xAU)
- #define **MC33772C_SYS_DIAG_ISENSE_OL_DIAG_MASK** (0x400U)
- #define **MC33772C_SYS_DIAG_ISENSE_OL_DIAG**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_DIAG_ISENSE_OL_DIAG_SHIFT) & MC33772C_SYS_DIAG_ISENSE_OL_DIAG_MASK)
- #define **MC33772C_SYS_DIAG_ISENSE_OL_DIAG_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_DIAG_ISENSE_OL_DIAG_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_DIAG_I_MUX_SHIFT** (0xBU)
- #define **MC33772C_SYS_DIAG_I_MUX_MASK** (0x1800U)
- #define **MC33772C_SYS_DIAG_I_MUX**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_DIAG_I_MUX_SHIFT) & MC33772C_SYS_DIAG_I_MUX_MASK)
- #define **MC33772C_SYS_DIAG_I_MUX_ISENSE_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_DIAG_I_MUX_GPIO_5_6_ENUM_VAL** (0x1U)
- #define **MC33772C_SYS_DIAG_I_MUX_VREF_DIAG_ENUM_VAL** (0x2U)
- #define **MC33772C_SYS_DIAG_I_MUX_PGA_ZERO_ENUM_VAL** (0x3U)
- #define **MC33772C_SYS_DIAG_FAULT_DIAG_SHIFT** (0xFU)
- #define **MC33772C_SYS_DIAG_FAULT_DIAG_MASK** (0x8000U)
- #define **MC33772C_SYS_DIAG_FAULT_DIAG**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SYS_DIAG_FAULT_DIAG_SHIFT) & MC33772C_SYS_DIAG_FAULT_DIAG_MASK)
- #define **MC33772C_SYS_DIAG_FAULT_DIAG_PACK_CTRL_ENUM_VAL** (0x0U)
- #define **MC33772C_SYS_DIAG_FAULT_DIAG_FORCED_HIGH_ENUM_VAL** (0x1U)
- #define **MC33772C_ADC_CFG_OFFSET** (0x6U)
- #define **MC33772C_ADC_CFG_POR_VAL** (0x417U)
- #define **MC33772C_ADC_CFG_ADC2_DEF_SHIFT** (0x0U)
- #define **MC33772C_ADC_CFG_ADC2_DEF_MASK** (0x3U)
- #define **MC33772C_ADC_CFG_ADC2_DEF**(x) ((uint16_t)((uint16_t)(x) << MC33772C_ADC_CFG_ADC2_DEF_SHIFT) & MC33772C_ADC_CFG_ADC2_DEF_MASK)
- #define **MC33772C_ADC_CFG_ADC2_DEF_13_BIT_ENUM_VAL** (0x0U)
- #define **MC33772C_ADC_CFG_ADC2_DEF_14_BIT_ENUM_VAL** (0x1U)

- #define **MC33772C_ADC_CFG_ADC2_DEF_15_BIT_ENUM_VAL** (0x2U)
- #define **MC33772C_ADC_CFG_ADC2_DEF_16_BIT_ENUM_VAL** (0x3U)
- #define **MC33772C_ADC_CFG_ADC1_B_DEF_SHIFT** (0x2U)
- #define **MC33772C_ADC_CFG_ADC1_B_DEF_MASK** (0xCU)
- #define **MC33772C_ADC_CFG_ADC1_B_DEF**(x) ((uint16_t)((uint16_t)(x) << MC33772C_ADC_CFG_ADC1_B_DEF_SHIFT) & MC33772C_ADC_CFG_ADC1_B_DEF_MASK)
- #define **MC33772C_ADC_CFG_ADC1_B_DEF_13_BIT_ENUM_VAL** (0x0U)
- #define **MC33772C_ADC_CFG_ADC1_B_DEF_14_BIT_ENUM_VAL** (0x1U)
- #define **MC33772C_ADC_CFG_ADC1_B_DEF_15_BIT_ENUM_VAL** (0x2U)
- #define **MC33772C_ADC_CFG_ADC1_B_DEF_16_BIT_ENUM_VAL** (0x3U)
- #define **MC33772C_ADC_CFG_ADC1_A_DEF_SHIFT** (0x4U)
- #define **MC33772C_ADC_CFG_ADC1_A_DEF_MASK** (0x30U)
- #define **MC33772C_ADC_CFG_ADC1_A_DEF**(x) ((uint16_t)((uint16_t)(x) << MC33772C_ADC_CFG_ADC1_A_DEF_SHIFT) & MC33772C_ADC_CFG_ADC1_A_DEF_MASK)
- #define **MC33772C_ADC_CFG_ADC1_A_DEF_13_BIT_ENUM_VAL** (0x0U)
- #define **MC33772C_ADC_CFG_ADC1_A_DEF_14_BIT_ENUM_VAL** (0x1U)
- #define **MC33772C_ADC_CFG_ADC1_A_DEF_15_BIT_ENUM_VAL** (0x2U)
- #define **MC33772C_ADC_CFG_ADC1_A_DEF_16_BIT_ENUM_VAL** (0x3U)
- #define **MC33772C_ADC_CFG_CC_RST_SHIFT** (0x7U)
- #define **MC33772C_ADC_CFG_CC_RST_MASK** (0x80U)
- #define **MC33772C_ADC_CFG_CC_RST**(x) ((uint16_t)((uint16_t)(x) << MC33772C_ADC_CFG_CC_RST_SHIFT) & MC33772C_ADC_CFG_CC_RST_MASK)
- #define **MC33772C_ADC_CFG_CC_RST_NO_ACTION_ENUM_VAL** (0x0U)
- #define **MC33772C_ADC_CFG_CC_RST_RESET_ENUM_VAL** (0x1U)
- #define **MC33772C_ADC_CFG_PGA_GAIN_SHIFT** (0x8U)
- #define **MC33772C_ADC_CFG_PGA_GAIN_MASK** (0x700U)
- #define **MC33772C_ADC_CFG_PGA_GAIN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_ADC_CFG_PGA_GAIN_SHIFT) & MC33772C_ADC_CFG_PGA_GAIN_MASK)
- #define **MC33772C_ADC_CFG_PGA_GAIN_4_ENUM_VAL** (0x0U)
- #define **MC33772C_ADC_CFG_PGA_GAIN_16_ENUM_VAL** (0x1U)
- #define **MC33772C_ADC_CFG_PGA_GAIN_64_ENUM_VAL** (0x2U)
- #define **MC33772C_ADC_CFG_PGA_GAIN_256_ENUM_VAL** (0x3U)
- #define **MC33772C_ADC_CFG_PGA_GAIN_AUTO_ENUM_VAL** (0x4U)
- #define **MC33772C_ADC_CFG_PGA_GAIN_AMP_S_SHIFT** (0x8U)
- #define **MC33772C_ADC_CFG_PGA_GAIN_AMP_S_MASK** (0x300U)
- #define **MC33772C_ADC_CFG_PGA_GAIN_AMP_S**(x) ((uint16_t)((uint16_t)(x) << MC33772C_ADC_CFG_PGA_GAIN_AMP_S_SHIFT) & MC33772C_ADC_CFG_PGA_GAIN_AMP_S_MASK)
- #define **MC33772C_ADC_CFG_PGA_GAIN_AMP_S_4_ENUM_VAL** (0x0U)
- #define **MC33772C_ADC_CFG_PGA_GAIN_AMP_S_16_ENUM_VAL** (0x1U)
- #define **MC33772C_ADC_CFG_PGA_GAIN_AMP_S_64_ENUM_VAL** (0x2U)
- #define **MC33772C_ADC_CFG_PGA_GAIN_AMP_S_256_ENUM_VAL** (0x3U)
- #define **MC33772C_ADC_CFG_PGA_GAIN_S_SHIFT** (0xAU)
- #define **MC33772C_ADC_CFG_PGA_GAIN_S_MASK** (0x400U)
- #define **MC33772C_ADC_CFG_PGA_GAIN_S**(x) ((uint16_t)((uint16_t)(x) << MC33772C_ADC_CFG_PGA_GAIN_S_SHIFT) & MC33772C_ADC_CFG_PGA_GAIN_S_MASK)
- #define **MC33772C_ADC_CFG_PGA_GAIN_S_FIXED_ENUM_VAL** (0x0U)
- #define **MC33772C_ADC_CFG_PGA_GAIN_S_AUTO_ENUM_VAL** (0x1U)
- #define **MC33772C_ADC_CFG_SOC_SHIFT** (0xBU)
- #define **MC33772C_ADC_CFG_SOC_MASK** (0x800U)
- #define **MC33772C_ADC_CFG_SOC**(x) ((uint16_t)((uint16_t)(x) << MC33772C_ADC_CFG_SOC_SHIFT) & MC33772C_ADC_CFG_SOC_MASK)
- #define **MC33772C_ADC_CFG_SOC_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_ADC_CFG_SOC_ENABLED_ENUM_VAL** (0x1U)

- #define **MC33772C_ADC_CFG_EOC_N_SHIFT** (0xBU)
- #define **MC33772C_ADC_CFG_EOC_N_MASK** (0x800U)
- #define **MC33772C_ADC_CFG_EOC_N**(x) ((uint16_t)((uint16_t)(x) << MC33772C_ADC_CFG_EOC_N_SHIFT) & MC33772C_ADC_CFG_EOC_N_MASK)
- #define **MC33772C_ADC_CFG_EOC_N_COMPLETED_ENUM_VAL** (0x0U)
- #define **MC33772C_ADC_CFG_EOC_N_IN_PROGRESS_ENUM_VAL** (0x1U)
- #define **MC33772C_ADC_CFG_AVG_SHIFT** (0xCU)
- #define **MC33772C_ADC_CFG_AVG_MASK** (0xF000U)
- #define **MC33772C_ADC_CFG_AVG**(x) ((uint16_t)((uint16_t)(x) << MC33772C_ADC_CFG_AVG_SHIFT) & MC33772C_ADC_CFG_AVG_MASK)
- #define **MC33772C_ADC_CFG_AVG_NO_AVERAGING_ENUM_VAL** (0x0U)
- #define **MC33772C_ADC_CFG_AVG_2_SAMPLES_ENUM_VAL** (0x1U)
- #define **MC33772C_ADC_CFG_AVG_4_SAMPLES_ENUM_VAL** (0x2U)
- #define **MC33772C_ADC_CFG_AVG_8_SAMPLES_ENUM_VAL** (0x3U)
- #define **MC33772C_ADC_CFG_AVG_16_SAMPLES_ENUM_VAL** (0x4U)
- #define **MC33772C_ADC_CFG_AVG_32_SAMPLES_ENUM_VAL** (0x5U)
- #define **MC33772C_ADC_CFG_AVG_64_SAMPLES_ENUM_VAL** (0x6U)
- #define **MC33772C_ADC_CFG_AVG_128_SAMPLES_ENUM_VAL** (0x7U)
- #define **MC33772C_ADC_CFG_AVG_256_SAMPLES_ENUM_VAL** (0x8U)
- #define **MC33772C_ADC2_OFFSET_COMP_OFFSET** (0x7U)
- #define **MC33772C_ADC2_OFFSET_COMP_POR_VAL** (0x4000U)
- #define **MC33772C_ADC2_OFFSET_COMP_ADC2_OFFSET_COMP_SHIFT** (0x0U)
- #define **MC33772C_ADC2_OFFSET_COMP_ADC2_OFFSET_COMP_MASK** (0xFFU)
- #define **MC33772C_ADC2_OFFSET_COMP_ADC2_OFFSET_COMP**(x) ((uint16_t)((uint16_t)(x) << MC33772C_ADC2_OFFSET_COMP_ADC2_OFFSET_COMP_SHIFT) & MC33772C_ADC2_OFFSET_COMP_ADC2_OFFSET_COMP_MASK)
- #define **MC33772C_ADC2_OFFSET_COMP_ALLCBOFFONSHORT_SHIFT** (0x8U)
- #define **MC33772C_ADC2_OFFSET_COMP_ALLCBOFFONSHORT_MASK** (0x100U)
- #define **MC33772C_ADC2_OFFSET_COMP_ALLCBOFFONSHORT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_ADC2_OFFSET_COMP_ALLCBOFFONSHORT_SHIFT) & MC33772C_ADC2_OFFSET_COMP_ALLCBOFFONSHORT_MASK)
- #define **MC33772C_ADC2_OFFSET_COMP_ALLCBOFFONSHORT_SHORTED_ENUM_VAL** (0x0U)
- #define **MC33772C_ADC2_OFFSET_COMP_ALLCBOFFONSHORT_ALL_ENUM_VAL** (0x1U)
- #define **MC33772C_ADC2_OFFSET_COMP_CC_OVT_SHIFT** (0xAU)
- #define **MC33772C_ADC2_OFFSET_COMP_CC_OVT_MASK** (0x400U)
- #define **MC33772C_ADC2_OFFSET_COMP_CC_OVT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_ADC2_OFFSET_COMP_CC_OVT_SHIFT) & MC33772C_ADC2_OFFSET_COMP_CC_OVT_MASK)
- #define **MC33772C_ADC2_OFFSET_COMP_CC_OVT_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_ADC2_OFFSET_COMP_CC_OVT_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_ADC2_OFFSET_COMP_SAMP_OVF_SHIFT** (0xBU)
- #define **MC33772C_ADC2_OFFSET_COMP_SAMP_OVF_MASK** (0x800U)
- #define **MC33772C_ADC2_OFFSET_COMP_SAMP_OVF**(x) ((uint16_t)((uint16_t)(x) << MC33772C_ADC2_OFFSET_COMP_SAMP_OVF_SHIFT) & MC33772C_ADC2_OFFSET_COMP_SAMP_OVF_MASK)
- #define **MC33772C_ADC2_OFFSET_COMP_SAMP_OVF_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_ADC2_OFFSET_COMP_SAMP_OVF_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_ADC2_OFFSET_COMP_CC_N_OVF_SHIFT** (0xCU)
- #define **MC33772C_ADC2_OFFSET_COMP_CC_N_OVF_MASK** (0x1000U)

- #define **MC33772C_ADC2_OFFSET_COMP_CC_N_OVF**(x) ((uint16_t)((uint16_t)(x) << MC33772C_ADC2_OFFSET_COMP_CC_N_OVF_SHIFT) & MC33772C_ADC2_OFFSET_COMP_CC_N_OVF_MASK)
- #define **MC33772C_ADC2_OFFSET_COMP_CC_N_OVF_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_ADC2_OFFSET_COMP_CC_N_OVF_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_ADC2_OFFSET_COMP_CC_P_OVF_SHIFT** (0xDU)
- #define **MC33772C_ADC2_OFFSET_COMP_CC_P_OVF_MASK** (0x2000U)
- #define **MC33772C_ADC2_OFFSET_COMP_CC_P_OVF**(x) ((uint16_t)((uint16_t)(x) << MC33772C_ADC2_OFFSET_COMP_CC_P_OVF_SHIFT) & MC33772C_ADC2_OFFSET_COMP_CC_P_OVF_MASK)
- #define **MC33772C_ADC2_OFFSET_COMP_CC_P_OVF_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_ADC2_OFFSET_COMP_CC_P_OVF_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_ADC2_OFFSET_COMP_FREE_CNT_SHIFT** (0xEU)
- #define **MC33772C_ADC2_OFFSET_COMP_FREE_CNT_MASK** (0x4000U)
- #define **MC33772C_ADC2_OFFSET_COMP_FREE_CNT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_ADC2_OFFSET_COMP_FREE_CNT_SHIFT) & MC33772C_ADC2_OFFSET_COMP_FREE_CNT_MASK)
- #define **MC33772C_ADC2_OFFSET_COMP_FREE_CNT_CLAMP_ENUM_VAL** (0x0U)
- #define **MC33772C_ADC2_OFFSET_COMP_FREE_CNT_ROLL_OVER_ENUM_VAL** (0x1U)
- #define **MC33772C_ADC2_OFFSET_COMP_CC_RST_CFG_SHIFT** (0xFU)
- #define **MC33772C_ADC2_OFFSET_COMP_CC_RST_CFG_MASK** (0x8000U)
- #define **MC33772C_ADC2_OFFSET_COMP_CC_RST_CFG**(x) ((uint16_t)((uint16_t)(x) << MC33772C_ADC2_OFFSET_COMP_CC_RST_CFG_SHIFT) & MC33772C_ADC2_OFFSET_COMP_CC_RST_CFG_MASK)
- #define **MC33772C_ADC2_OFFSET_COMP_CC_RST_CFG_NO_ACTION_ENUM_VAL** (0x0U)
- #define **MC33772C_ADC2_OFFSET_COMP_CC_RST_CFG_CC_RESET_ENUM_VAL** (0x1U)
- #define **MC33772C_OV_UV_EN_OFFSET** (0x8U)
- #define **MC33772C_OV_UV_EN_POR_VAL** (0x3FU)
- #define **MC33772C_OV_UV_EN_CT1_OVUV_EN_SHIFT** (0x0U)
- #define **MC33772C_OV_UV_EN_CT1_OVUV_EN_MASK** (0x1U)
- #define **MC33772C_OV_UV_EN_CT1_OVUV_EN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_OV_UV_EN_CT1_OVUV_EN_SHIFT) & MC33772C_OV_UV_EN_CT1_OVUV_EN_MASK)
- #define **MC33772C_OV_UV_EN_CT1_OVUV_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_OV_UV_EN_CT1_OVUV_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_OV_UV_EN_CT2_OVUV_EN_SHIFT** (0x1U)
- #define **MC33772C_OV_UV_EN_CT2_OVUV_EN_MASK** (0x2U)
- #define **MC33772C_OV_UV_EN_CT2_OVUV_EN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_OV_UV_EN_CT2_OVUV_EN_SHIFT) & MC33772C_OV_UV_EN_CT2_OVUV_EN_MASK)
- #define **MC33772C_OV_UV_EN_CT2_OVUV_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_OV_UV_EN_CT2_OVUV_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_OV_UV_EN_CT3_OVUV_EN_SHIFT** (0x2U)
- #define **MC33772C_OV_UV_EN_CT3_OVUV_EN_MASK** (0x4U)
- #define **MC33772C_OV_UV_EN_CT3_OVUV_EN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_OV_UV_EN_CT3_OVUV_EN_SHIFT) & MC33772C_OV_UV_EN_CT3_OVUV_EN_MASK)
- #define **MC33772C_OV_UV_EN_CT3_OVUV_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_OV_UV_EN_CT3_OVUV_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_OV_UV_EN_CT4_OVUV_EN_SHIFT** (0x3U)
- #define **MC33772C_OV_UV_EN_CT4_OVUV_EN_MASK** (0x8U)

- #define **MC33772C_OV_UV_EN_CT4_OVUV_EN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_OV_UV_EN_CT4_OVUV_EN_SHIFT) & MC33772C_OV_UV_EN_CT4_OVUV_EN_MASK)
- #define **MC33772C_OV_UV_EN_CT4_OVUV_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_OV_UV_EN_CT4_OVUV_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_OV_UV_EN_CT5_OVUV_EN_SHIFT** (0x4U)
- #define **MC33772C_OV_UV_EN_CT5_OVUV_EN_MASK** (0x10U)
- #define **MC33772C_OV_UV_EN_CT5_OVUV_EN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_OV_UV_EN_CT5_OVUV_EN_SHIFT) & MC33772C_OV_UV_EN_CT5_OVUV_EN_MASK)
- #define **MC33772C_OV_UV_EN_CT5_OVUV_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_OV_UV_EN_CT5_OVUV_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_OV_UV_EN_CT6_OVUV_EN_SHIFT** (0x5U)
- #define **MC33772C_OV_UV_EN_CT6_OVUV_EN_MASK** (0x20U)
- #define **MC33772C_OV_UV_EN_CT6_OVUV_EN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_OV_UV_EN_CT6_OVUV_EN_SHIFT) & MC33772C_OV_UV_EN_CT6_OVUV_EN_MASK)
- #define **MC33772C_OV_UV_EN_CT6_OVUV_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_OV_UV_EN_CT6_OVUV_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_OV_UV_EN_COMMON_UV_TH_SHIFT** (0xEU)
- #define **MC33772C_OV_UV_EN_COMMON_UV_TH_MASK** (0x4000U)
- #define **MC33772C_OV_UV_EN_COMMON_UV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_OV_UV_EN_COMMON_UV_TH_SHIFT) & MC33772C_OV_UV_EN_COMMON_UV_TH_MASK)
- #define **MC33772C_OV_UV_EN_COMMON_UV_TH_INDIVIDUAL_ENUM_VAL** (0x0U)
- #define **MC33772C_OV_UV_EN_COMMON_UV_TH_COMMON_ENUM_VAL** (0x1U)
- #define **MC33772C_OV_UV_EN_COMMON_OV_TH_SHIFT** (0xFU)
- #define **MC33772C_OV_UV_EN_COMMON_OV_TH_MASK** (0x8000U)
- #define **MC33772C_OV_UV_EN_COMMON_OV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_OV_UV_EN_COMMON_OV_TH_SHIFT) & MC33772C_OV_UV_EN_COMMON_OV_TH_MASK)
- #define **MC33772C_OV_UV_EN_COMMON_OV_TH_INDIVIDUAL_ENUM_VAL** (0x0U)
- #define **MC33772C_OV_UV_EN_COMMON_OV_TH_COMMON_ENUM_VAL** (0x1U)
- #define **MC33772C_CELL_OV_FLT_OFFSET** (0x9U)
- #define **MC33772C_CELL_OV_FLT_POR_VAL** (0x0U)
- #define **MC33772C_CELL_OV_FLT_CT1_OV_FLT_SHIFT** (0x0U)
- #define **MC33772C_CELL_OV_FLT_CT1_OV_FLT_MASK** (0x1U)
- #define **MC33772C_CELL_OV_FLT_CT1_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CELL_OV_FLT_CT1_OV_FLT_SHIFT) & MC33772C_CELL_OV_FLT_CT1_OV_FLT_MASK)
- #define **MC33772C_CELL_OV_FLT_CT1_OV_FLT_NO_OVERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33772C_CELL_OV_FLT_CT1_OV_FLT_OVERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33772C_CELL_OV_FLT_CT2_OV_FLT_SHIFT** (0x1U)
- #define **MC33772C_CELL_OV_FLT_CT2_OV_FLT_MASK** (0x2U)
- #define **MC33772C_CELL_OV_FLT_CT2_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CELL_OV_FLT_CT2_OV_FLT_SHIFT) & MC33772C_CELL_OV_FLT_CT2_OV_FLT_MASK)
- #define **MC33772C_CELL_OV_FLT_CT2_OV_FLT_NO_OVERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33772C_CELL_OV_FLT_CT2_OV_FLT_OVERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33772C_CELL_OV_FLT_CT3_OV_FLT_SHIFT** (0x2U)
- #define **MC33772C_CELL_OV_FLT_CT3_OV_FLT_MASK** (0x4U)

- #define **MC33772C_CELL_OV_FLT_CT3_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CELL_OV_FLT_CT3_OV_FLT_SHIFT) & MC33772C_CELL_OV_FLT_CT3_OV_FLT_MASK)
- #define **MC33772C_CELL_OV_FLT_CT3_OV_FLT_NO_OVERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33772C_CELL_OV_FLT_CT3_OV_FLT_OVERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33772C_CELL_OV_FLT_CT4_OV_FLT_SHIFT** (0x3U)
- #define **MC33772C_CELL_OV_FLT_CT4_OV_FLT_MASK** (0x8U)
- #define **MC33772C_CELL_OV_FLT_CT4_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CELL_OV_FLT_CT4_OV_FLT_SHIFT) & MC33772C_CELL_OV_FLT_CT4_OV_FLT_MASK)
- #define **MC33772C_CELL_OV_FLT_CT4_OV_FLT_NO_OVERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33772C_CELL_OV_FLT_CT4_OV_FLT_OVERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33772C_CELL_OV_FLT_CT5_OV_FLT_SHIFT** (0x4U)
- #define **MC33772C_CELL_OV_FLT_CT5_OV_FLT_MASK** (0x10U)
- #define **MC33772C_CELL_OV_FLT_CT5_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CELL_OV_FLT_CT5_OV_FLT_SHIFT) & MC33772C_CELL_OV_FLT_CT5_OV_FLT_MASK)
- #define **MC33772C_CELL_OV_FLT_CT5_OV_FLT_NO_OVERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33772C_CELL_OV_FLT_CT5_OV_FLT_OVERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33772C_CELL_OV_FLT_CT6_OV_FLT_SHIFT** (0x5U)
- #define **MC33772C_CELL_OV_FLT_CT6_OV_FLT_MASK** (0x20U)
- #define **MC33772C_CELL_OV_FLT_CT6_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CELL_OV_FLT_CT6_OV_FLT_SHIFT) & MC33772C_CELL_OV_FLT_CT6_OV_FLT_MASK)
- #define **MC33772C_CELL_OV_FLT_CT6_OV_FLT_NO_OVERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33772C_CELL_OV_FLT_CT6_OV_FLT_OVERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33772C_CELL_UV_FLT_OFFSET** (0xAU)
- #define **MC33772C_CELL_UV_FLT_POR_VAL** (0x0U)
- #define **MC33772C_CELL_UV_FLT_CT1_UV_FLT_SHIFT** (0x0U)
- #define **MC33772C_CELL_UV_FLT_CT1_UV_FLT_MASK** (0x1U)
- #define **MC33772C_CELL_UV_FLT_CT1_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CELL_UV_FLT_CT1_UV_FLT_SHIFT) & MC33772C_CELL_UV_FLT_CT1_UV_FLT_MASK)
- #define **MC33772C_CELL_UV_FLT_CT1_UV_FLT_NO_UNDERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33772C_CELL_UV_FLT_CT1_UV_FLT_UNDERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33772C_CELL_UV_FLT_CT2_UV_FLT_SHIFT** (0x1U)
- #define **MC33772C_CELL_UV_FLT_CT2_UV_FLT_MASK** (0x2U)
- #define **MC33772C_CELL_UV_FLT_CT2_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CELL_UV_FLT_CT2_UV_FLT_SHIFT) & MC33772C_CELL_UV_FLT_CT2_UV_FLT_MASK)
- #define **MC33772C_CELL_UV_FLT_CT2_UV_FLT_NO_UNDERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33772C_CELL_UV_FLT_CT2_UV_FLT_UNDERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33772C_CELL_UV_FLT_CT3_UV_FLT_SHIFT** (0x2U)
- #define **MC33772C_CELL_UV_FLT_CT3_UV_FLT_MASK** (0x4U)

- #define **MC33772C_CELL_UV_FLT_CT3_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CELL_UV_FLT_CT3_UV_FLT_SHIFT) & MC33772C_CELL_UV_FLT_CT3_UV_FLT_MASK)
- #define **MC33772C_CELL_UV_FLT_CT3_UV_FLT_NO_UNDERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33772C_CELL_UV_FLT_CT3_UV_FLT_UNDERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33772C_CELL_UV_FLT_CT4_UV_FLT_SHIFT** (0x3U)
- #define **MC33772C_CELL_UV_FLT_CT4_UV_FLT_MASK** (0x8U)
- #define **MC33772C_CELL_UV_FLT_CT4_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CELL_UV_FLT_CT4_UV_FLT_SHIFT) & MC33772C_CELL_UV_FLT_CT4_UV_FLT_MASK)
- #define **MC33772C_CELL_UV_FLT_CT4_UV_FLT_NO_UNDERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33772C_CELL_UV_FLT_CT4_UV_FLT_UNDERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33772C_CELL_UV_FLT_CT5_UV_FLT_SHIFT** (0x4U)
- #define **MC33772C_CELL_UV_FLT_CT5_UV_FLT_MASK** (0x10U)
- #define **MC33772C_CELL_UV_FLT_CT5_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CELL_UV_FLT_CT5_UV_FLT_SHIFT) & MC33772C_CELL_UV_FLT_CT5_UV_FLT_MASK)
- #define **MC33772C_CELL_UV_FLT_CT5_UV_FLT_NO_UNDERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33772C_CELL_UV_FLT_CT5_UV_FLT_UNDERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33772C_CELL_UV_FLT_CT6_UV_FLT_SHIFT** (0x5U)
- #define **MC33772C_CELL_UV_FLT_CT6_UV_FLT_MASK** (0x20U)
- #define **MC33772C_CELL_UV_FLT_CT6_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CELL_UV_FLT_CT6_UV_FLT_SHIFT) & MC33772C_CELL_UV_FLT_CT6_UV_FLT_MASK)
- #define **MC33772C_CELL_UV_FLT_CT6_UV_FLT_NO_UNDERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33772C_CELL_UV_FLT_CT6_UV_FLT_UNDERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33772C_TPL_CFG_OFFSET** (0xBU)
- #define **MC33772C_TPL_CFG_POR_VAL** (0x6262U)
- #define **MC33772C_TPL_CFG_TPL_TX_CFG_2_SHIFT** (0x0U)
- #define **MC33772C_TPL_CFG_TPL_TX_CFG_2_MASK** (0xFFU)
- #define **MC33772C_TPL_CFG_TPL_TX_CFG_2**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TPL_CFG_TPL_TX_CFG_2_SHIFT) & MC33772C_TPL_CFG_TPL_TX_CFG_2_MASK)
- #define **MC33772C_TPL_CFG_TPL_TX_CFG_1_SHIFT** (0x8U)
- #define **MC33772C_TPL_CFG_TPL_TX_CFG_1_MASK** (0xFF00U)
- #define **MC33772C_TPL_CFG_TPL_TX_CFG_1**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TPL_CFG_TPL_TX_CFG_1_SHIFT) & MC33772C_TPL_CFG_TPL_TX_CFG_1_MASK)
- #define **MC33772C_CB1_CFG_OFFSET** (0xCU)
- #define **MC33772C_CB1_CFG_POR_VAL** (0x0U)
- #define **MC33772C_CB1_CFG_CB_TIMER_SHIFT** (0x0U)
- #define **MC33772C_CB1_CFG_CB_TIMER_MASK** (0x1FFU)
- #define **MC33772C_CB1_CFG_CB_TIMER**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB1_CFG_CB_TIMER_SHIFT) & MC33772C_CB1_CFG_CB_TIMER_MASK)
- #define **MC33772C_CB1_CFG_CB_EN_SHIFT** (0x9U)
- #define **MC33772C_CB1_CFG_CB_EN_MASK** (0x200U)

- #define **MC33772C_CB1_CFG_CB_EN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB1_CFG_CB_EN_SHIFT) & MC33772C_CB1_CFG_CB_EN_MASK)
- #define **MC33772C_CB1_CFG_CB_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_CB1_CFG_CB_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_CB1_CFG_CB_STS_SHIFT** (0x9U)
- #define **MC33772C_CB1_CFG_CB_STS_MASK** (0x200U)
- #define **MC33772C_CB1_CFG_CB_STS**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB1_CFG_CB_STS_SHIFT) & MC33772C_CB1_CFG_CB_STS_MASK)
- #define **MC33772C_CB1_CFG_CB_STS_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_CB1_CFG_CB_STS_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_CB2_CFG_OFFSET** (0xDU)
- #define **MC33772C_CB2_CFG_POR_VAL** (0x0U)
- #define **MC33772C_CB2_CFG_CB_TIMER_SHIFT** (0x0U)
- #define **MC33772C_CB2_CFG_CB_TIMER_MASK** (0x1FFU)
- #define **MC33772C_CB2_CFG_CB_TIMER**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB2_CFG_CB_TIMER_SHIFT) & MC33772C_CB2_CFG_CB_TIMER_MASK)
- #define **MC33772C_CB2_CFG_CB_EN_SHIFT** (0x9U)
- #define **MC33772C_CB2_CFG_CB_EN_MASK** (0x200U)
- #define **MC33772C_CB2_CFG_CB_EN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB2_CFG_CB_EN_SHIFT) & MC33772C_CB2_CFG_CB_EN_MASK)
- #define **MC33772C_CB2_CFG_CB_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_CB2_CFG_CB_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_CB2_CFG_CB_STS_SHIFT** (0x9U)
- #define **MC33772C_CB2_CFG_CB_STS_MASK** (0x200U)
- #define **MC33772C_CB2_CFG_CB_STS**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB2_CFG_CB_STS_SHIFT) & MC33772C_CB2_CFG_CB_STS_MASK)
- #define **MC33772C_CB2_CFG_CB_STS_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_CB2_CFG_CB_STS_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_CB3_CFG_OFFSET** (0xEU)
- #define **MC33772C_CB3_CFG_POR_VAL** (0x0U)
- #define **MC33772C_CB3_CFG_CB_TIMER_SHIFT** (0x0U)
- #define **MC33772C_CB3_CFG_CB_TIMER_MASK** (0x1FFU)
- #define **MC33772C_CB3_CFG_CB_TIMER**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB3_CFG_CB_TIMER_SHIFT) & MC33772C_CB3_CFG_CB_TIMER_MASK)
- #define **MC33772C_CB3_CFG_CB_EN_SHIFT** (0x9U)
- #define **MC33772C_CB3_CFG_CB_EN_MASK** (0x200U)
- #define **MC33772C_CB3_CFG_CB_EN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB3_CFG_CB_EN_SHIFT) & MC33772C_CB3_CFG_CB_EN_MASK)
- #define **MC33772C_CB3_CFG_CB_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_CB3_CFG_CB_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_CB3_CFG_CB_STS_SHIFT** (0x9U)
- #define **MC33772C_CB3_CFG_CB_STS_MASK** (0x200U)
- #define **MC33772C_CB3_CFG_CB_STS**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB3_CFG_CB_STS_SHIFT) & MC33772C_CB3_CFG_CB_STS_MASK)
- #define **MC33772C_CB3_CFG_CB_STS_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_CB3_CFG_CB_STS_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_CB4_CFG_OFFSET** (0xFU)
- #define **MC33772C_CB4_CFG_POR_VAL** (0x0U)
- #define **MC33772C_CB4_CFG_CB_TIMER_SHIFT** (0x0U)
- #define **MC33772C_CB4_CFG_CB_TIMER_MASK** (0x1FFU)
- #define **MC33772C_CB4_CFG_CB_TIMER**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB4_CFG_CB_TIMER_SHIFT) & MC33772C_CB4_CFG_CB_TIMER_MASK)
- #define **MC33772C_CB4_CFG_CB_EN_SHIFT** (0x9U)
- #define **MC33772C_CB4_CFG_CB_EN_MASK** (0x200U)
- #define **MC33772C_CB4_CFG_CB_EN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB4_CFG_CB_EN_SHIFT) & MC33772C_CB4_CFG_CB_EN_MASK)
- #define **MC33772C_CB4_CFG_CB_EN_DISABLED_ENUM_VAL** (0x0U)

- #define **MC33772C_CB4_CFG_CB_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_CB4_CFG_CB_STS_SHIFT** (0x9U)
- #define **MC33772C_CB4_CFG_CB_STS_MASK** (0x200U)
- #define **MC33772C_CB4_CFG_CB_STS**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB4_CFG_CB_STS_SHIFT) & MC33772C_CB4_CFG_CB_STS_MASK)
- #define **MC33772C_CB4_CFG_CB_STS_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_CB4_CFG_CB_STS_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_CB5_CFG_OFFSET** (0x10U)
- #define **MC33772C_CB5_CFG_POR_VAL** (0x0U)
- #define **MC33772C_CB5_CFG_CB_TIMER_SHIFT** (0x0U)
- #define **MC33772C_CB5_CFG_CB_TIMER_MASK** (0x1FFU)
- #define **MC33772C_CB5_CFG_CB_TIMER**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB5_CFG_CB_TIMER_SHIFT) & MC33772C_CB5_CFG_CB_TIMER_MASK)
- #define **MC33772C_CB5_CFG_CB_EN_SHIFT** (0x9U)
- #define **MC33772C_CB5_CFG_CB_EN_MASK** (0x200U)
- #define **MC33772C_CB5_CFG_CB_EN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB5_CFG_CB_EN_SHIFT) & MC33772C_CB5_CFG_CB_EN_MASK)
- #define **MC33772C_CB5_CFG_CB_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_CB5_CFG_CB_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_CB5_CFG_CB_STS_SHIFT** (0x9U)
- #define **MC33772C_CB5_CFG_CB_STS_MASK** (0x200U)
- #define **MC33772C_CB5_CFG_CB_STS**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB5_CFG_CB_STS_SHIFT) & MC33772C_CB5_CFG_CB_STS_MASK)
- #define **MC33772C_CB5_CFG_CB_STS_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_CB5_CFG_CB_STS_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_CB6_CFG_OFFSET** (0x11U)
- #define **MC33772C_CB6_CFG_POR_VAL** (0x0U)
- #define **MC33772C_CB6_CFG_CB_TIMER_SHIFT** (0x0U)
- #define **MC33772C_CB6_CFG_CB_TIMER_MASK** (0x1FFU)
- #define **MC33772C_CB6_CFG_CB_TIMER**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB6_CFG_CB_TIMER_SHIFT) & MC33772C_CB6_CFG_CB_TIMER_MASK)
- #define **MC33772C_CB6_CFG_CB_EN_SHIFT** (0x9U)
- #define **MC33772C_CB6_CFG_CB_EN_MASK** (0x200U)
- #define **MC33772C_CB6_CFG_CB_EN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB6_CFG_CB_EN_SHIFT) & MC33772C_CB6_CFG_CB_EN_MASK)
- #define **MC33772C_CB6_CFG_CB_EN_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_CB6_CFG_CB_EN_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_CB6_CFG_CB_STS_SHIFT** (0x9U)
- #define **MC33772C_CB6_CFG_CB_STS_MASK** (0x200U)
- #define **MC33772C_CB6_CFG_CB_STS**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB6_CFG_CB_STS_SHIFT) & MC33772C_CB6_CFG_CB_STS_MASK)
- #define **MC33772C_CB6_CFG_CB_STS_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_CB6_CFG_CB_STS_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_CB_OPEN_FLT_OFFSET** (0x1AU)
- #define **MC33772C_CB_OPEN_FLT_POR_VAL** (0x0U)
- #define **MC33772C_CB_OPEN_FLT_CB1_OPEN_FLT_SHIFT** (0x0U)
- #define **MC33772C_CB_OPEN_FLT_CB1_OPEN_FLT_MASK** (0x1U)
- #define **MC33772C_CB_OPEN_FLT_CB1_OPEN_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB_OPEN_FLT_CB1_OPEN_FLT_SHIFT) & MC33772C_CB_OPEN_FLT_CB1_OPEN_FLT_MASK)
- #define **MC33772C_CB_OPEN_FLT_CB1_OPEN_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33772C_CB_OPEN_FLT_CB1_OPEN_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33772C_CB_OPEN_FLT_CB2_OPEN_FLT_SHIFT** (0x1U)
- #define **MC33772C_CB_OPEN_FLT_CB2_OPEN_FLT_MASK** (0x2U)
- #define **MC33772C_CB_OPEN_FLT_CB2_OPEN_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB_OPEN_FLT_CB2_OPEN_FLT_SHIFT) & MC33772C_CB_OPEN_FLT_CB2_OPEN_FLT_MASK)

- #define **MC33772C_CB_OPEN_FLT_CB2_OPEN_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33772C_CB_OPEN_FLT_CB2_OPEN_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33772C_CB_OPEN_FLT_CB3_OPEN_FLT_SHIFT** (0x2U)
- #define **MC33772C_CB_OPEN_FLT_CB3_OPEN_FLT_MASK** (0x4U)
- #define **MC33772C_CB_OPEN_FLT_CB3_OPEN_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB_OPEN_FLT_CB3_OPEN_FLT_SHIFT) & MC33772C_CB_OPEN_FLT_CB3_OPEN_FLT_MASK)
- #define **MC33772C_CB_OPEN_FLT_CB3_OPEN_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33772C_CB_OPEN_FLT_CB3_OPEN_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33772C_CB_OPEN_FLT_CB4_OPEN_FLT_SHIFT** (0x3U)
- #define **MC33772C_CB_OPEN_FLT_CB4_OPEN_FLT_MASK** (0x8U)
- #define **MC33772C_CB_OPEN_FLT_CB4_OPEN_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB_OPEN_FLT_CB4_OPEN_FLT_SHIFT) & MC33772C_CB_OPEN_FLT_CB4_OPEN_FLT_MASK)
- #define **MC33772C_CB_OPEN_FLT_CB4_OPEN_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33772C_CB_OPEN_FLT_CB4_OPEN_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33772C_CB_OPEN_FLT_CB5_OPEN_FLT_SHIFT** (0x4U)
- #define **MC33772C_CB_OPEN_FLT_CB5_OPEN_FLT_MASK** (0x10U)
- #define **MC33772C_CB_OPEN_FLT_CB5_OPEN_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB_OPEN_FLT_CB5_OPEN_FLT_SHIFT) & MC33772C_CB_OPEN_FLT_CB5_OPEN_FLT_MASK)
- #define **MC33772C_CB_OPEN_FLT_CB5_OPEN_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33772C_CB_OPEN_FLT_CB5_OPEN_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33772C_CB_OPEN_FLT_CB6_OPEN_FLT_SHIFT** (0x5U)
- #define **MC33772C_CB_OPEN_FLT_CB6_OPEN_FLT_MASK** (0x20U)
- #define **MC33772C_CB_OPEN_FLT_CB6_OPEN_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB_OPEN_FLT_CB6_OPEN_FLT_SHIFT) & MC33772C_CB_OPEN_FLT_CB6_OPEN_FLT_MASK)
- #define **MC33772C_CB_OPEN_FLT_CB6_OPEN_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33772C_CB_OPEN_FLT_CB6_OPEN_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33772C_CB_SHORT_FLT_OFFSET** (0x1BU)
- #define **MC33772C_CB_SHORT_FLT_POR_VAL** (0x0U)
- #define **MC33772C_CB_SHORT_FLT_CB1_SHORT_FLT_SHIFT** (0x0U)
- #define **MC33772C_CB_SHORT_FLT_CB1_SHORT_FLT_MASK** (0x1U)
- #define **MC33772C_CB_SHORT_FLT_CB1_SHORT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB_SHORT_FLT_CB1_SHORT_FLT_SHIFT) & MC33772C_CB_SHORT_FLT_CB1_SHORT_FLT_MASK)
- #define **MC33772C_CB_SHORT_FLT_CB1_SHORT_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33772C_CB_SHORT_FLT_CB1_SHORT_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33772C_CB_SHORT_FLT_CB2_SHORT_FLT_SHIFT** (0x1U)
- #define **MC33772C_CB_SHORT_FLT_CB2_SHORT_FLT_MASK** (0x2U)
- #define **MC33772C_CB_SHORT_FLT_CB2_SHORT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB_SHORT_FLT_CB2_SHORT_FLT_SHIFT) & MC33772C_CB_SHORT_FLT_CB2_SHORT_FLT_MASK)
- #define **MC33772C_CB_SHORT_FLT_CB2_SHORT_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33772C_CB_SHORT_FLT_CB2_SHORT_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33772C_CB_SHORT_FLT_CB3_SHORT_FLT_SHIFT** (0x2U)
- #define **MC33772C_CB_SHORT_FLT_CB3_SHORT_FLT_MASK** (0x4U)
- #define **MC33772C_CB_SHORT_FLT_CB3_SHORT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB_SHORT_FLT_CB3_SHORT_FLT_SHIFT) & MC33772C_CB_SHORT_FLT_CB3_SHORT_FLT_MASK)
- #define **MC33772C_CB_SHORT_FLT_CB3_SHORT_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33772C_CB_SHORT_FLT_CB3_SHORT_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33772C_CB_SHORT_FLT_CB4_SHORT_FLT_SHIFT** (0x3U)
- #define **MC33772C_CB_SHORT_FLT_CB4_SHORT_FLT_MASK** (0x8U)

- #define **MC33772C_CB_SHORT_FLT_CB4_SHORT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB_SHORT_FLT_CB4_SHORT_FLT_SHIFT) & MC33772C_CB_SHORT_FLT_CB4_SHORT_FLT_MASK)
- #define **MC33772C_CB_SHORT_FLT_CB4_SHORT_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33772C_CB_SHORT_FLT_CB4_SHORT_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33772C_CB_SHORT_FLT_CB5_SHORT_FLT_SHIFT** (0x4U)
- #define **MC33772C_CB_SHORT_FLT_CB5_SHORT_FLT_MASK** (0x10U)
- #define **MC33772C_CB_SHORT_FLT_CB5_SHORT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB_SHORT_FLT_CB5_SHORT_FLT_SHIFT) & MC33772C_CB_SHORT_FLT_CB5_SHORT_FLT_MASK)
- #define **MC33772C_CB_SHORT_FLT_CB5_SHORT_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33772C_CB_SHORT_FLT_CB5_SHORT_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33772C_CB_SHORT_FLT_CB6_SHORT_FLT_SHIFT** (0x5U)
- #define **MC33772C_CB_SHORT_FLT_CB6_SHORT_FLT_MASK** (0x20U)
- #define **MC33772C_CB_SHORT_FLT_CB6_SHORT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB_SHORT_FLT_CB6_SHORT_FLT_SHIFT) & MC33772C_CB_SHORT_FLT_CB6_SHORT_FLT_MASK)
- #define **MC33772C_CB_SHORT_FLT_CB6_SHORT_FLT_NO_FAULT_ENUM_VAL** (0x0U)
- #define **MC33772C_CB_SHORT_FLT_CB6_SHORT_FLT_FAULT_ENUM_VAL** (0x1U)
- #define **MC33772C_CB_DRV_STS_OFFSET** (0x1CU)
- #define **MC33772C_CB_DRV_STS_POR_VAL** (0x0U)
- #define **MC33772C_CB_DRV_STS_CB1_STS_SHIFT** (0x0U)
- #define **MC33772C_CB_DRV_STS_CB1_STS_MASK** (0x1U)
- #define **MC33772C_CB_DRV_STS_CB1_STS**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB_DRV_STS_CB1_STS_SHIFT) & MC33772C_CB_DRV_STS_CB1_STS_MASK)
- #define **MC33772C_CB_DRV_STS_CB1_STS_FALSE_ENUM_VAL** (0x0U)
- #define **MC33772C_CB_DRV_STS_CB1_STS_TRUE_ENUM_VAL** (0x1U)
- #define **MC33772C_CB_DRV_STS_CB2_STS_SHIFT** (0x1U)
- #define **MC33772C_CB_DRV_STS_CB2_STS_MASK** (0x2U)
- #define **MC33772C_CB_DRV_STS_CB2_STS**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB_DRV_STS_CB2_STS_SHIFT) & MC33772C_CB_DRV_STS_CB2_STS_MASK)
- #define **MC33772C_CB_DRV_STS_CB2_STS_FALSE_ENUM_VAL** (0x0U)
- #define **MC33772C_CB_DRV_STS_CB2_STS_TRUE_ENUM_VAL** (0x1U)
- #define **MC33772C_CB_DRV_STS_CB3_STS_SHIFT** (0x2U)
- #define **MC33772C_CB_DRV_STS_CB3_STS_MASK** (0x4U)
- #define **MC33772C_CB_DRV_STS_CB3_STS**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB_DRV_STS_CB3_STS_SHIFT) & MC33772C_CB_DRV_STS_CB3_STS_MASK)
- #define **MC33772C_CB_DRV_STS_CB3_STS_FALSE_ENUM_VAL** (0x0U)
- #define **MC33772C_CB_DRV_STS_CB3_STS_TRUE_ENUM_VAL** (0x1U)
- #define **MC33772C_CB_DRV_STS_CB4_STS_SHIFT** (0x3U)
- #define **MC33772C_CB_DRV_STS_CB4_STS_MASK** (0x8U)
- #define **MC33772C_CB_DRV_STS_CB4_STS**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB_DRV_STS_CB4_STS_SHIFT) & MC33772C_CB_DRV_STS_CB4_STS_MASK)
- #define **MC33772C_CB_DRV_STS_CB4_STS_FALSE_ENUM_VAL** (0x0U)
- #define **MC33772C_CB_DRV_STS_CB4_STS_TRUE_ENUM_VAL** (0x1U)
- #define **MC33772C_CB_DRV_STS_CB5_STS_SHIFT** (0x4U)
- #define **MC33772C_CB_DRV_STS_CB5_STS_MASK** (0x10U)
- #define **MC33772C_CB_DRV_STS_CB5_STS**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB_DRV_STS_CB5_STS_SHIFT) & MC33772C_CB_DRV_STS_CB5_STS_MASK)
- #define **MC33772C_CB_DRV_STS_CB5_STS_FALSE_ENUM_VAL** (0x0U)

- #define **MC33772C_CB_DRV_STS_CB5_STS_TRUE_ENUM_VAL** (0x1U)
- #define **MC33772C_CB_DRV_STS_CB6_STS_SHIFT** (0x5U)
- #define **MC33772C_CB_DRV_STS_CB6_STS_MASK** (0x20U)
- #define **MC33772C_CB_DRV_STS_CB6_STS**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CB_DRV_STS_CB6_STS_SHIFT) & MC33772C_CB_DRV_STS_CB6_STS_MASK)
- #define **MC33772C_CB_DRV_STS_CB6_STS_FALSE_ENUM_VAL** (0x0U)
- #define **MC33772C_CB_DRV_STS_CB6_STS_TRUE_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_CFG1_OFFSET** (0x1DU)
- #define **MC33772C_GPIO_CFG1_POR_VAL** (0x0U)
- #define **MC33772C_GPIO_CFG1_GPIO0_CFG_SHIFT** (0x0U)
- #define **MC33772C_GPIO_CFG1_GPIO0_CFG_MASK** (0x3U)
- #define **MC33772C_GPIO_CFG1_GPIO0_CFG**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_CFG1_GPIO0_CFG_SHIFT) & MC33772C_GPIO_CFG1_GPIO0_CFG_MASK)
- #define **MC33772C_GPIO_CFG1_GPIO0_CFG_ANALOG_RATIO_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_CFG1_GPIO0_CFG_ANALOG_ABS_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_CFG1_GPIO0_CFG_DIGITAL_IN_ENUM_VAL** (0x2U)
- #define **MC33772C_GPIO_CFG1_GPIO0_CFG_DIGITAL_OUT_ENUM_VAL** (0x3U)
- #define **MC33772C_GPIO_CFG1_GPIO1_CFG_SHIFT** (0x2U)
- #define **MC33772C_GPIO_CFG1_GPIO1_CFG_MASK** (0xCU)
- #define **MC33772C_GPIO_CFG1_GPIO1_CFG**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_CFG1_GPIO1_CFG_SHIFT) & MC33772C_GPIO_CFG1_GPIO1_CFG_MASK)
- #define **MC33772C_GPIO_CFG1_GPIO1_CFG_ANALOG_RATIO_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_CFG1_GPIO1_CFG_ANALOG_ABS_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_CFG1_GPIO1_CFG_DIGITAL_IN_ENUM_VAL** (0x2U)
- #define **MC33772C_GPIO_CFG1_GPIO1_CFG_DIGITAL_OUT_ENUM_VAL** (0x3U)
- #define **MC33772C_GPIO_CFG1_GPIO2_CFG_SHIFT** (0x4U)
- #define **MC33772C_GPIO_CFG1_GPIO2_CFG_MASK** (0x30U)
- #define **MC33772C_GPIO_CFG1_GPIO2_CFG**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_CFG1_GPIO2_CFG_SHIFT) & MC33772C_GPIO_CFG1_GPIO2_CFG_MASK)
- #define **MC33772C_GPIO_CFG1_GPIO2_CFG_ANALOG_RATIO_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_CFG1_GPIO2_CFG_ANALOG_ABS_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_CFG1_GPIO2_CFG_DIGITAL_IN_ENUM_VAL** (0x2U)
- #define **MC33772C_GPIO_CFG1_GPIO2_CFG_DIGITAL_OUT_ENUM_VAL** (0x3U)
- #define **MC33772C_GPIO_CFG1_GPIO3_CFG_SHIFT** (0x6U)
- #define **MC33772C_GPIO_CFG1_GPIO3_CFG_MASK** (0xC0U)
- #define **MC33772C_GPIO_CFG1_GPIO3_CFG**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_CFG1_GPIO3_CFG_SHIFT) & MC33772C_GPIO_CFG1_GPIO3_CFG_MASK)
- #define **MC33772C_GPIO_CFG1_GPIO3_CFG_ANALOG_RATIO_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_CFG1_GPIO3_CFG_ANALOG_ABS_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_CFG1_GPIO3_CFG_DIGITAL_IN_ENUM_VAL** (0x2U)
- #define **MC33772C_GPIO_CFG1_GPIO3_CFG_DIGITAL_OUT_ENUM_VAL** (0x3U)
- #define **MC33772C_GPIO_CFG1_GPIO4_CFG_SHIFT** (0x8U)
- #define **MC33772C_GPIO_CFG1_GPIO4_CFG_MASK** (0x300U)
- #define **MC33772C_GPIO_CFG1_GPIO4_CFG**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_CFG1_GPIO4_CFG_SHIFT) & MC33772C_GPIO_CFG1_GPIO4_CFG_MASK)
- #define **MC33772C_GPIO_CFG1_GPIO4_CFG_ANALOG_RATIO_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_CFG1_GPIO4_CFG_ANALOG_ABS_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_CFG1_GPIO4_CFG_DIGITAL_IN_ENUM_VAL** (0x2U)
- #define **MC33772C_GPIO_CFG1_GPIO4_CFG_DIGITAL_OUT_ENUM_VAL** (0x3U)
- #define **MC33772C_GPIO_CFG1_GPIO5_CFG_SHIFT** (0xAU)
- #define **MC33772C_GPIO_CFG1_GPIO5_CFG_MASK** (0xC00U)

- #define **MC33772C_GPIO_CFG1_GPIO5_CFG**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_CFG1_GPIO5_CFG_SHIFT) & MC33772C_GPIO_CFG1_GPIO5_CFG_MASK)
- #define **MC33772C_GPIO_CFG1_GPIO5_CFG_ANALOG_RATIO_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_CFG1_GPIO5_CFG_ANALOG_ABS_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_CFG1_GPIO5_CFG_DIGITAL_IN_ENUM_VAL** (0x2U)
- #define **MC33772C_GPIO_CFG1_GPIO5_CFG_DIGITAL_OUT_ENUM_VAL** (0x3U)
- #define **MC33772C_GPIO_CFG1_GPIO6_CFG_SHIFT** (0xCU)
- #define **MC33772C_GPIO_CFG1_GPIO6_CFG_MASK** (0x3000U)
- #define **MC33772C_GPIO_CFG1_GPIO6_CFG**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_CFG1_GPIO6_CFG_SHIFT) & MC33772C_GPIO_CFG1_GPIO6_CFG_MASK)
- #define **MC33772C_GPIO_CFG1_GPIO6_CFG_ANALOG_RATIO_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_CFG1_GPIO6_CFG_ANALOG_ABS_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_CFG1_GPIO6_CFG_DIGITAL_IN_ENUM_VAL** (0x2U)
- #define **MC33772C_GPIO_CFG1_GPIO6_CFG_DIGITAL_OUT_ENUM_VAL** (0x3U)
- #define **MC33772C_GPIO_CFG2_OFFSET** (0x1EU)
- #define **MC33772C_GPIO_CFG2_POR_VAL** (0x0U)
- #define **MC33772C_GPIO_CFG2_GPIO0_DR_SHIFT** (0x0U)
- #define **MC33772C_GPIO_CFG2_GPIO0_DR_MASK** (0x1U)
- #define **MC33772C_GPIO_CFG2_GPIO0_DR**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_CFG2_GPIO0_DR_SHIFT) & MC33772C_GPIO_CFG2_GPIO0_DR_MASK)
- #define **MC33772C_GPIO_CFG2_GPIO0_DR_LOW_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_CFG2_GPIO0_DR_HIGH_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_CFG2_GPIO1_DR_SHIFT** (0x1U)
- #define **MC33772C_GPIO_CFG2_GPIO1_DR_MASK** (0x2U)
- #define **MC33772C_GPIO_CFG2_GPIO1_DR**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_CFG2_GPIO1_DR_SHIFT) & MC33772C_GPIO_CFG2_GPIO1_DR_MASK)
- #define **MC33772C_GPIO_CFG2_GPIO1_DR_LOW_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_CFG2_GPIO1_DR_HIGH_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_CFG2_GPIO2_DR_SHIFT** (0x2U)
- #define **MC33772C_GPIO_CFG2_GPIO2_DR_MASK** (0x4U)
- #define **MC33772C_GPIO_CFG2_GPIO2_DR**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_CFG2_GPIO2_DR_SHIFT) & MC33772C_GPIO_CFG2_GPIO2_DR_MASK)
- #define **MC33772C_GPIO_CFG2_GPIO2_DR_LOW_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_CFG2_GPIO2_DR_HIGH_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_CFG2_GPIO3_DR_SHIFT** (0x3U)
- #define **MC33772C_GPIO_CFG2_GPIO3_DR_MASK** (0x8U)
- #define **MC33772C_GPIO_CFG2_GPIO3_DR**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_CFG2_GPIO3_DR_SHIFT) & MC33772C_GPIO_CFG2_GPIO3_DR_MASK)
- #define **MC33772C_GPIO_CFG2_GPIO3_DR_LOW_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_CFG2_GPIO3_DR_HIGH_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_CFG2_GPIO4_DR_SHIFT** (0x4U)
- #define **MC33772C_GPIO_CFG2_GPIO4_DR_MASK** (0x10U)
- #define **MC33772C_GPIO_CFG2_GPIO4_DR**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_CFG2_GPIO4_DR_SHIFT) & MC33772C_GPIO_CFG2_GPIO4_DR_MASK)
- #define **MC33772C_GPIO_CFG2_GPIO4_DR_LOW_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_CFG2_GPIO4_DR_HIGH_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_CFG2_GPIO5_DR_SHIFT** (0x5U)
- #define **MC33772C_GPIO_CFG2_GPIO5_DR_MASK** (0x20U)
- #define **MC33772C_GPIO_CFG2_GPIO5_DR**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_CFG2_GPIO5_DR_SHIFT) & MC33772C_GPIO_CFG2_GPIO5_DR_MASK)

- #define **MC33772C_GPIO_CFG2_GPIO5_DR_LOW_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_CFG2_GPIO5_DR_HIGH_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_CFG2_GPIO6_DR_SHIFT** (0x6U)
- #define **MC33772C_GPIO_CFG2_GPIO6_DR_MASK** (0x40U)
- #define **MC33772C_GPIO_CFG2_GPIO6_DR**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_CFG2_GPIO6_DR_SHIFT) & MC33772C_GPIO_CFG2_GPIO6_DR_MASK)
- #define **MC33772C_GPIO_CFG2_GPIO6_DR_LOW_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_CFG2_GPIO6_DR_HIGH_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_CFG2_GPIO0_FLT_ACT_SHIFT** (0x7U)
- #define **MC33772C_GPIO_CFG2_GPIO0_FLT_ACT_MASK** (0x80U)
- #define **MC33772C_GPIO_CFG2_GPIO0_FLT_ACT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_CFG2_GPIO0_FLT_ACT_SHIFT) & MC33772C_GPIO_CFG2_GPIO0_FLT_ACT_MASK)
- #define **MC33772C_GPIO_CFG2_GPIO0_FLT_ACT_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_CFG2_GPIO0_FLT_ACT_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_CFG2_GPIO0_WU_SHIFT** (0x8U)
- #define **MC33772C_GPIO_CFG2_GPIO0_WU_MASK** (0x100U)
- #define **MC33772C_GPIO_CFG2_GPIO0_WU**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_CFG2_GPIO0_WU_SHIFT) & MC33772C_GPIO_CFG2_GPIO0_WU_MASK)
- #define **MC33772C_GPIO_CFG2_GPIO0_WU_NO_WAKEUP_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_CFG2_GPIO0_WU_WAKEUP_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_CFG2_GPIO2_SOC_SHIFT** (0x9U)
- #define **MC33772C_GPIO_CFG2_GPIO2_SOC_MASK** (0x200U)
- #define **MC33772C_GPIO_CFG2_GPIO2_SOC**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_CFG2_GPIO2_SOC_SHIFT) & MC33772C_GPIO_CFG2_GPIO2_SOC_MASK)
- #define **MC33772C_GPIO_CFG2_GPIO2_SOC_ADC_TRG_DISABLED_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_CFG2_GPIO2_SOC_ADC_TRG_ENABLED_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_STS_OFFSET** (0x1FU)
- #define **MC33772C_GPIO_STS_POR_VAL** (0x0U)
- #define **MC33772C_GPIO_STS_GPIO0_ST_SHIFT** (0x0U)
- #define **MC33772C_GPIO_STS_GPIO0_ST_MASK** (0x1U)
- #define **MC33772C_GPIO_STS_GPIO0_ST**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_STS_GPIO0_ST_SHIFT) & MC33772C_GPIO_STS_GPIO0_ST_MASK)
- #define **MC33772C_GPIO_STS_GPIO0_ST_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_STS_GPIO0_ST_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_STS_GPIO1_ST_SHIFT** (0x1U)
- #define **MC33772C_GPIO_STS_GPIO1_ST_MASK** (0x2U)
- #define **MC33772C_GPIO_STS_GPIO1_ST**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_STS_GPIO1_ST_SHIFT) & MC33772C_GPIO_STS_GPIO1_ST_MASK)
- #define **MC33772C_GPIO_STS_GPIO1_ST_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_STS_GPIO1_ST_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_STS_GPIO2_ST_SHIFT** (0x2U)
- #define **MC33772C_GPIO_STS_GPIO2_ST_MASK** (0x4U)
- #define **MC33772C_GPIO_STS_GPIO2_ST**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_STS_GPIO2_ST_SHIFT) & MC33772C_GPIO_STS_GPIO2_ST_MASK)
- #define **MC33772C_GPIO_STS_GPIO2_ST_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_STS_GPIO2_ST_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_STS_GPIO3_ST_SHIFT** (0x3U)
- #define **MC33772C_GPIO_STS_GPIO3_ST_MASK** (0x8U)
- #define **MC33772C_GPIO_STS_GPIO3_ST**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_STS_GPIO3_ST_SHIFT) & MC33772C_GPIO_STS_GPIO3_ST_MASK)
- #define **MC33772C_GPIO_STS_GPIO3_ST_REPORT_LOW_ENUM_VAL** (0x0U)

- #define **MC33772C_GPIO_STS_GPIO3_ST_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_STS_GPIO4_ST_SHIFT** (0x4U)
- #define **MC33772C_GPIO_STS_GPIO4_ST_MASK** (0x10U)
- #define **MC33772C_GPIO_STS_GPIO4_ST**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_STS_GPIO4_ST_SHIFT) & MC33772C_GPIO_STS_GPIO4_ST_MASK)
- #define **MC33772C_GPIO_STS_GPIO4_ST_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_STS_GPIO4_ST_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_STS_GPIO5_ST_SHIFT** (0x5U)
- #define **MC33772C_GPIO_STS_GPIO5_ST_MASK** (0x20U)
- #define **MC33772C_GPIO_STS_GPIO5_ST**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_STS_GPIO5_ST_SHIFT) & MC33772C_GPIO_STS_GPIO5_ST_MASK)
- #define **MC33772C_GPIO_STS_GPIO5_ST_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_STS_GPIO5_ST_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_STS_GPIO6_ST_SHIFT** (0x6U)
- #define **MC33772C_GPIO_STS_GPIO6_ST_MASK** (0x40U)
- #define **MC33772C_GPIO_STS_GPIO6_ST**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_STS_GPIO6_ST_SHIFT) & MC33772C_GPIO_STS_GPIO6_ST_MASK)
- #define **MC33772C_GPIO_STS_GPIO6_ST_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_STS_GPIO6_ST_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_STS_GPIO0_H_SHIFT** (0x8U)
- #define **MC33772C_GPIO_STS_GPIO0_H_MASK** (0x100U)
- #define **MC33772C_GPIO_STS_GPIO0_H**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_STS_GPIO0_H_SHIFT) & MC33772C_GPIO_STS_GPIO0_H_MASK)
- #define **MC33772C_GPIO_STS_GPIO0_H_NOT_DETECTED_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_STS_GPIO0_H_DETECTED_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_STS_GPIO1_H_SHIFT** (0x9U)
- #define **MC33772C_GPIO_STS_GPIO1_H_MASK** (0x200U)
- #define **MC33772C_GPIO_STS_GPIO1_H**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_STS_GPIO1_H_SHIFT) & MC33772C_GPIO_STS_GPIO1_H_MASK)
- #define **MC33772C_GPIO_STS_GPIO1_H_NOT_DETECTED_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_STS_GPIO1_H_DETECTED_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_STS_GPIO2_H_SHIFT** (0xAU)
- #define **MC33772C_GPIO_STS_GPIO2_H_MASK** (0x400U)
- #define **MC33772C_GPIO_STS_GPIO2_H**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_STS_GPIO2_H_SHIFT) & MC33772C_GPIO_STS_GPIO2_H_MASK)
- #define **MC33772C_GPIO_STS_GPIO2_H_NOT_DETECTED_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_STS_GPIO2_H_DETECTED_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_STS_GPIO3_H_SHIFT** (0xBU)
- #define **MC33772C_GPIO_STS_GPIO3_H_MASK** (0x800U)
- #define **MC33772C_GPIO_STS_GPIO3_H**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_STS_GPIO3_H_SHIFT) & MC33772C_GPIO_STS_GPIO3_H_MASK)
- #define **MC33772C_GPIO_STS_GPIO3_H_NOT_DETECTED_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_STS_GPIO3_H_DETECTED_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_STS_GPIO4_H_SHIFT** (0xCU)
- #define **MC33772C_GPIO_STS_GPIO4_H_MASK** (0x1000U)
- #define **MC33772C_GPIO_STS_GPIO4_H**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_STS_GPIO4_H_SHIFT) & MC33772C_GPIO_STS_GPIO4_H_MASK)
- #define **MC33772C_GPIO_STS_GPIO4_H_NOT_DETECTED_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_STS_GPIO4_H_DETECTED_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_STS_GPIO5_H_SHIFT** (0xDU)
- #define **MC33772C_GPIO_STS_GPIO5_H_MASK** (0x2000U)
- #define **MC33772C_GPIO_STS_GPIO5_H**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_STS_GPIO5_H_SHIFT) & MC33772C_GPIO_STS_GPIO5_H_MASK)
- #define **MC33772C_GPIO_STS_GPIO5_H_NOT_DETECTED_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_STS_GPIO5_H_DETECTED_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_STS_GPIO6_H_SHIFT** (0xEU)
- #define **MC33772C_GPIO_STS_GPIO6_H_MASK** (0x4000U)

- #define **MC33772C_GPIO_STS_GPIO6_H**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_STS_GPIO6_H_SHIFT) & MC33772C_GPIO_STS_GPIO6_H_MASK)
- #define **MC33772C_GPIO_STS_GPIO6_H_NOT_DETECTED_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_STS_GPIO6_H_DETECTED_ENUM_VAL** (0x1U)
- #define **MC33772C_AN_OT_UT_FLT_OFFSET** (0x20U)
- #define **MC33772C_AN_OT_UT_FLT_POR_VAL** (0x0U)
- #define **MC33772C_AN_OT_UT_FLT_AN0_UT_SHIFT** (0x0U)
- #define **MC33772C_AN_OT_UT_FLT_AN0_UT_MASK** (0x1U)
- #define **MC33772C_AN_OT_UT_FLT_AN0_UT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_AN_OT_UT_FLT_AN0_UT_SHIFT) & MC33772C_AN_OT_UT_FLT_AN0_UT_MASK)
- #define **MC33772C_AN_OT_UT_FLT_AN0_UT_NO_UNDERTEMP_ENUM_VAL** (0x0U)
- #define **MC33772C_AN_OT_UT_FLT_AN0_UT_UNDERTEMP_ENUM_VAL** (0x1U)
- #define **MC33772C_AN_OT_UT_FLT_AN1_UT_SHIFT** (0x1U)
- #define **MC33772C_AN_OT_UT_FLT_AN1_UT_MASK** (0x2U)
- #define **MC33772C_AN_OT_UT_FLT_AN1_UT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_AN_OT_UT_FLT_AN1_UT_SHIFT) & MC33772C_AN_OT_UT_FLT_AN1_UT_MASK)
- #define **MC33772C_AN_OT_UT_FLT_AN1_UT_NO_UNDERTEMP_ENUM_VAL** (0x0U)
- #define **MC33772C_AN_OT_UT_FLT_AN1_UT_UNDERTEMP_ENUM_VAL** (0x1U)
- #define **MC33772C_AN_OT_UT_FLT_AN2_UT_SHIFT** (0x2U)
- #define **MC33772C_AN_OT_UT_FLT_AN2_UT_MASK** (0x4U)
- #define **MC33772C_AN_OT_UT_FLT_AN2_UT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_AN_OT_UT_FLT_AN2_UT_SHIFT) & MC33772C_AN_OT_UT_FLT_AN2_UT_MASK)
- #define **MC33772C_AN_OT_UT_FLT_AN2_UT_NO_UNDERTEMP_ENUM_VAL** (0x0U)
- #define **MC33772C_AN_OT_UT_FLT_AN2_UT_UNDERTEMP_ENUM_VAL** (0x1U)
- #define **MC33772C_AN_OT_UT_FLT_AN3_UT_SHIFT** (0x3U)
- #define **MC33772C_AN_OT_UT_FLT_AN3_UT_MASK** (0x8U)
- #define **MC33772C_AN_OT_UT_FLT_AN3_UT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_AN_OT_UT_FLT_AN3_UT_SHIFT) & MC33772C_AN_OT_UT_FLT_AN3_UT_MASK)
- #define **MC33772C_AN_OT_UT_FLT_AN3_UT_NO_UNDERTEMP_ENUM_VAL** (0x0U)
- #define **MC33772C_AN_OT_UT_FLT_AN3_UT_UNDERTEMP_ENUM_VAL** (0x1U)
- #define **MC33772C_AN_OT_UT_FLT_AN4_UT_SHIFT** (0x4U)
- #define **MC33772C_AN_OT_UT_FLT_AN4_UT_MASK** (0x10U)
- #define **MC33772C_AN_OT_UT_FLT_AN4_UT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_AN_OT_UT_FLT_AN4_UT_SHIFT) & MC33772C_AN_OT_UT_FLT_AN4_UT_MASK)
- #define **MC33772C_AN_OT_UT_FLT_AN4_UT_NO_UNDERTEMP_ENUM_VAL** (0x0U)
- #define **MC33772C_AN_OT_UT_FLT_AN4_UT_UNDERTEMP_ENUM_VAL** (0x1U)
- #define **MC33772C_AN_OT_UT_FLT_AN5_UT_SHIFT** (0x5U)
- #define **MC33772C_AN_OT_UT_FLT_AN5_UT_MASK** (0x20U)
- #define **MC33772C_AN_OT_UT_FLT_AN5_UT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_AN_OT_UT_FLT_AN5_UT_SHIFT) & MC33772C_AN_OT_UT_FLT_AN5_UT_MASK)
- #define **MC33772C_AN_OT_UT_FLT_AN5_UT_NO_UNDERTEMP_ENUM_VAL** (0x0U)
- #define **MC33772C_AN_OT_UT_FLT_AN5_UT_UNDERTEMP_ENUM_VAL** (0x1U)
- #define **MC33772C_AN_OT_UT_FLT_AN6_UT_SHIFT** (0x6U)
- #define **MC33772C_AN_OT_UT_FLT_AN6_UT_MASK** (0x40U)
- #define **MC33772C_AN_OT_UT_FLT_AN6_UT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_AN_OT_UT_FLT_AN6_UT_SHIFT) & MC33772C_AN_OT_UT_FLT_AN6_UT_MASK)
- #define **MC33772C_AN_OT_UT_FLT_AN6_UT_NO_UNDERTEMP_ENUM_VAL** (0x0U)
- #define **MC33772C_AN_OT_UT_FLT_AN6_UT_UNDERTEMP_ENUM_VAL** (0x1U)
- #define **MC33772C_AN_OT_UT_FLT_AN0_OT_SHIFT** (0x8U)
- #define **MC33772C_AN_OT_UT_FLT_AN0_OT_MASK** (0x100U)

- #define **MC33772C_AN_OT_UT_FLT_AN0_OT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_AN_OT_UT_FLT_AN0_OT_SHIFT) & MC33772C_AN_OT_UT_FLT_AN0_OT_MASK)
- #define **MC33772C_AN_OT_UT_FLT_AN0_OT_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33772C_AN_OT_UT_FLT_AN0_OT_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33772C_AN_OT_UT_FLT_AN1_OT_SHIFT** (0x9U)
- #define **MC33772C_AN_OT_UT_FLT_AN1_OT_MASK** (0x200U)
- #define **MC33772C_AN_OT_UT_FLT_AN1_OT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_AN_OT_UT_FLT_AN1_OT_SHIFT) & MC33772C_AN_OT_UT_FLT_AN1_OT_MASK)
- #define **MC33772C_AN_OT_UT_FLT_AN1_OT_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33772C_AN_OT_UT_FLT_AN1_OT_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33772C_AN_OT_UT_FLT_AN2_OT_SHIFT** (0xAU)
- #define **MC33772C_AN_OT_UT_FLT_AN2_OT_MASK** (0x400U)
- #define **MC33772C_AN_OT_UT_FLT_AN2_OT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_AN_OT_UT_FLT_AN2_OT_SHIFT) & MC33772C_AN_OT_UT_FLT_AN2_OT_MASK)
- #define **MC33772C_AN_OT_UT_FLT_AN2_OT_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33772C_AN_OT_UT_FLT_AN2_OT_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33772C_AN_OT_UT_FLT_AN3_OT_SHIFT** (0xBU)
- #define **MC33772C_AN_OT_UT_FLT_AN3_OT_MASK** (0x800U)
- #define **MC33772C_AN_OT_UT_FLT_AN3_OT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_AN_OT_UT_FLT_AN3_OT_SHIFT) & MC33772C_AN_OT_UT_FLT_AN3_OT_MASK)
- #define **MC33772C_AN_OT_UT_FLT_AN3_OT_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33772C_AN_OT_UT_FLT_AN3_OT_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33772C_AN_OT_UT_FLT_AN4_OT_SHIFT** (0xCU)
- #define **MC33772C_AN_OT_UT_FLT_AN4_OT_MASK** (0x1000U)
- #define **MC33772C_AN_OT_UT_FLT_AN4_OT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_AN_OT_UT_FLT_AN4_OT_SHIFT) & MC33772C_AN_OT_UT_FLT_AN4_OT_MASK)
- #define **MC33772C_AN_OT_UT_FLT_AN4_OT_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33772C_AN_OT_UT_FLT_AN4_OT_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33772C_AN_OT_UT_FLT_AN5_OT_SHIFT** (0xDU)
- #define **MC33772C_AN_OT_UT_FLT_AN5_OT_MASK** (0x2000U)
- #define **MC33772C_AN_OT_UT_FLT_AN5_OT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_AN_OT_UT_FLT_AN5_OT_SHIFT) & MC33772C_AN_OT_UT_FLT_AN5_OT_MASK)
- #define **MC33772C_AN_OT_UT_FLT_AN5_OT_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33772C_AN_OT_UT_FLT_AN5_OT_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33772C_AN_OT_UT_FLT_AN6_OT_SHIFT** (0xEU)
- #define **MC33772C_AN_OT_UT_FLT_AN6_OT_MASK** (0x4000U)
- #define **MC33772C_AN_OT_UT_FLT_AN6_OT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_AN_OT_UT_FLT_AN6_OT_SHIFT) & MC33772C_AN_OT_UT_FLT_AN6_OT_MASK)
- #define **MC33772C_AN_OT_UT_FLT_AN6_OT_REPORT_LOW_ENUM_VAL** (0x0U)
- #define **MC33772C_AN_OT_UT_FLT_AN6_OT_REPORT_HIGH_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_OFFSET** (0x21U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_POR_VAL** (0x0U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN0_OPEN_SHIFT** (0x0U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN0_OPEN_MASK** (0x1U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN0_OPEN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN0_OPEN_SHIFT) & MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN0_OPEN_MASK)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN0_OPEN_NO_OPEN_LOAD_ENUM_VAL** (0x0U)

- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN0_OPEN_OPEN_LOAD_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN1_OPEN_SHIFT** (0x1U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN1_OPEN_MASK** (0x2U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN1_OPEN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN1_OPEN_SHIFT) & MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN1_OPEN_MASK)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN1_OPEN_NO_OPEN_LOAD_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN1_OPEN_OPEN_LOAD_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN2_OPEN_SHIFT** (0x2U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN2_OPEN_MASK** (0x4U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN2_OPEN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN2_OPEN_SHIFT) & MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN2_OPEN_MASK)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN2_OPEN_NO_OPEN_LOAD_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN2_OPEN_OPEN_LOAD_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN3_OPEN_SHIFT** (0x3U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN3_OPEN_MASK** (0x8U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN3_OPEN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN3_OPEN_SHIFT) & MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN3_OPEN_MASK)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN3_OPEN_NO_OPEN_LOAD_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN3_OPEN_OPEN_LOAD_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN4_OPEN_SHIFT** (0x4U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN4_OPEN_MASK** (0x10U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN4_OPEN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN4_OPEN_SHIFT) & MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN4_OPEN_MASK)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN4_OPEN_NO_OPEN_LOAD_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN4_OPEN_OPEN_LOAD_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN5_OPEN_SHIFT** (0x5U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN5_OPEN_MASK** (0x20U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN5_OPEN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN5_OPEN_SHIFT) & MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN5_OPEN_MASK)

- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN5_OPEN_NO_OPEN_LOAD_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN5_OPEN_OPEN_LOAD_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN6_OPEN_SHIFT** (0x6U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN6_OPEN_MASK** (0x40U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN6_OPEN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN6_OPEN_SHIFT) & MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN6_OPEN_MASK)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN6_OPEN_NO_OPEN_LOAD_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_AN6_OPEN_OPEN_LOAD_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO0_SH_SHIFT** (0x8U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO0_SH_MASK** (0x100U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO0_SH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO0_SH_SHIFT) & MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO0_SH_MASK)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO0_SH_NO_SHORT_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO0_SH_SHORT_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO1_SH_SHIFT** (0x9U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO1_SH_MASK** (0x200U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO1_SH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO1_SH_SHIFT) & MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO1_SH_MASK)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO1_SH_NO_SHORT_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO1_SH_SHORT_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO2_SH_SHIFT** (0xAU)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO2_SH_MASK** (0x400U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO2_SH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO2_SH_SHIFT) & MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO2_SH_MASK)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO2_SH_NO_SHORT_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO2_SH_SHORT_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO3_SH_SHIFT** (0xBU)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO3_SH_MASK** (0x800U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO3_SH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO3_SH_SHIFT) & MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO3_SH_MASK)

- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO3_SH_NO_SHORT_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO3_SH_SHORT_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO4_SH_SHIFT** (0xCU)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO4_SH_MASK** (0x1000U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO4_SH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO4_SH_SHIFT) & MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO4_SH_MASK)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO4_SH_NO_SHORT_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO4_SH_SHORT_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO5_SH_SHIFT** (0xDU)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO5_SH_MASK** (0x2000U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO5_SH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO5_SH_SHIFT) & MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO5_SH_MASK)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO5_SH_NO_SHORT_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO5_SH_SHORT_ENUM_VAL** (0x1U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO6_SH_SHIFT** (0xEU)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO6_SH_MASK** (0x4000U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO6_SH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO6_SH_SHIFT) & MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO6_SH_MASK)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO6_SH_NO_SHORT_ENUM_VAL** (0x0U)
- #define **MC33772C_GPIO_SHORT_ANX_OPEN_STS_GPIO6_SH_SHORT_ENUM_VAL** (0x1U)
- #define **MC33772C_I_STATUS_OFFSET** (0x22U)
- #define **MC33772C_I_STATUS_POR_VAL** (0x0U)
- #define **MC33772C_I_STATUS_PGA_DAC_SHIFT** (0x8U)
- #define **MC33772C_I_STATUS_PGA_DAC_MASK** (0xFF00U)
- #define **MC33772C_I_STATUS_PGA_DAC**(x) ((uint16_t)((uint16_t)(x) << MC33772C_I_STATUS_PGA_DAC_SHIFT) & MC33772C_I_STATUS_PGA_DAC_MASK)
- #define **MC33772C_I_STATUS_PGA_DAC_INIT_VALUE_ENUM_VAL** (0x0U)
- #define **MC33772C_COM_STATUS_OFFSET** (0x23U)
- #define **MC33772C_COM_STATUS_POR_VAL** (0x0U)
- #define **MC33772C_COM_STATUS_COM_ERR_COUNT_SHIFT** (0x8U)
- #define **MC33772C_COM_STATUS_COM_ERR_COUNT_MASK** (0xFF00U)
- #define **MC33772C_COM_STATUS_COM_ERR_COUNT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_COM_STATUS_COM_ERR_COUNT_SHIFT) & MC33772C_COM_STATUS_COM_ERR_COUNT_MASK)
- #define **MC33772C_COM_STATUS_COM_ERR_COUNT_COMM_ERR_OVF_ENUM_VAL** (0xFFU)
- #define **MC33772C_FAULT1_STATUS_OFFSET** (0x24U)
- #define **MC33772C_FAULT1_STATUS_POR_VAL** (0x8000U)
- #define **MC33772C_FAULT1_STATUS_CT_UV_FLT_SHIFT** (0x0U)

- #define **MC33772C_FAULT1_STATUS_CT_UV_FLT_MASK** (0x1U)
- #define **MC33772C_FAULT1_STATUS_CT_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT1_STATUS_CT_UV_FLT_SHIFT) & MC33772C_FAULT1_STATUS_CT_UV_FLT_MASK)
- #define **MC33772C_FAULT1_STATUS_CT_UV_FLT_NO_UNDERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT1_STATUS_CT_UV_FLT_UNDERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT1_STATUS_CT_OV_FLT_SHIFT** (0x1U)
- #define **MC33772C_FAULT1_STATUS_CT_OV_FLT_MASK** (0x2U)
- #define **MC33772C_FAULT1_STATUS_CT_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT1_STATUS_CT_OV_FLT_SHIFT) & MC33772C_FAULT1_STATUS_CT_OV_FLT_MASK)
- #define **MC33772C_FAULT1_STATUS_CT_OV_FLT_NO_OVERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT1_STATUS_CT_OV_FLT_OVERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT1_STATUS_AN_UT_FLT_SHIFT** (0x2U)
- #define **MC33772C_FAULT1_STATUS_AN_UT_FLT_MASK** (0x4U)
- #define **MC33772C_FAULT1_STATUS_AN_UT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT1_STATUS_AN_UT_FLT_SHIFT) & MC33772C_FAULT1_STATUS_AN_UT_FLT_MASK)
- #define **MC33772C_FAULT1_STATUS_AN_UT_FLT_NO_UNDERTEMP_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT1_STATUS_AN_UT_FLT_UNDERTEMP_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT1_STATUS_AN_OT_FLT_SHIFT** (0x3U)
- #define **MC33772C_FAULT1_STATUS_AN_OT_FLT_MASK** (0x8U)
- #define **MC33772C_FAULT1_STATUS_AN_OT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT1_STATUS_AN_OT_FLT_SHIFT) & MC33772C_FAULT1_STATUS_AN_OT_FLT_MASK)
- #define **MC33772C_FAULT1_STATUS_AN_OT_FLT_NO_OVERTEMP_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT1_STATUS_AN_OT_FLT_OVERTEMP_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT1_STATUS_IS_OC_FLT_SHIFT** (0x4U)
- #define **MC33772C_FAULT1_STATUS_IS_OC_FLT_MASK** (0x10U)
- #define **MC33772C_FAULT1_STATUS_IS_OC_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT1_STATUS_IS_OC_FLT_SHIFT) & MC33772C_FAULT1_STATUS_IS_OC_FLT_MASK)
- #define **MC33772C_FAULT1_STATUS_IS_OC_FLT_NO_OVERCURRENT_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT1_STATUS_IS_OC_FLT_OVERCURRENT_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT1_STATUS_IS_OL_FLT_SHIFT** (0x5U)
- #define **MC33772C_FAULT1_STATUS_IS_OL_FLT_MASK** (0x20U)
- #define **MC33772C_FAULT1_STATUS_IS_OL_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT1_STATUS_IS_OL_FLT_SHIFT) & MC33772C_FAULT1_STATUS_IS_OL_FLT_MASK)
- #define **MC33772C_FAULT1_STATUS_IS_OL_FLT_NO_OPEN_LOAD_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT1_STATUS_IS_OL_FLT_OPEN_LOAD_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT1_STATUS_I2C_ERR_FLT_SHIFT** (0x6U)
- #define **MC33772C_FAULT1_STATUS_I2C_ERR_FLT_MASK** (0x40U)
- #define **MC33772C_FAULT1_STATUS_I2C_ERR_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT1_STATUS_I2C_ERR_FLT_SHIFT) & MC33772C_FAULT1_STATUS_I2C_ERR_FLT_MASK)

- #define **MC33772C_FAULT1_STATUS_I2C_ERR_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT1_STATUS_I2C_ERR_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT1_STATUS_GPIO0_WUP_FLT_SHIFT** (0x7U)
- #define **MC33772C_FAULT1_STATUS_GPIO0_WUP_FLT_MASK** (0x80U)
- #define **MC33772C_FAULT1_STATUS_GPIO0_WUP_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT1_STATUS_GPIO0_WUP_FLT_SHIFT) & MC33772C_FAULT1_STATUS_GPIO0_WUP_FLT_MASK)
- #define **MC33772C_FAULT1_STATUS_GPIO0_WUP_FLT_NO_WAKEUP_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT1_STATUS_GPIO0_WUP_FLT_WAKEUP_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT1_STATUS_CSB_WUP_FLT_SHIFT** (0x8U)
- #define **MC33772C_FAULT1_STATUS_CSB_WUP_FLT_MASK** (0x100U)
- #define **MC33772C_FAULT1_STATUS_CSB_WUP_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT1_STATUS_CSB_WUP_FLT_SHIFT) & MC33772C_FAULT1_STATUS_CSB_WUP_FLT_MASK)
- #define **MC33772C_FAULT1_STATUS_CSB_WUP_FLT_NO_WAKEUP_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT1_STATUS_CSB_WUP_FLT_WAKEUP_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT1_STATUS_COM_ERR_FLT_SHIFT** (0x9U)
- #define **MC33772C_FAULT1_STATUS_COM_ERR_FLT_MASK** (0x200U)
- #define **MC33772C_FAULT1_STATUS_COM_ERR_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT1_STATUS_COM_ERR_FLT_SHIFT) & MC33772C_FAULT1_STATUS_COM_ERR_FLT_MASK)
- #define **MC33772C_FAULT1_STATUS_COM_ERR_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT1_STATUS_COM_ERR_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT1_STATUS_COM_LOSS_FLT_SHIFT** (0xAU)
- #define **MC33772C_FAULT1_STATUS_COM_LOSS_FLT_MASK** (0x400U)
- #define **MC33772C_FAULT1_STATUS_COM_LOSS_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT1_STATUS_COM_LOSS_FLT_SHIFT) & MC33772C_FAULT1_STATUS_COM_LOSS_FLT_MASK)
- #define **MC33772C_FAULT1_STATUS_COM_LOSS_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT1_STATUS_COM_LOSS_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT1_STATUS_VPWR_LV_FLT_SHIFT** (0xBU)
- #define **MC33772C_FAULT1_STATUS_VPWR_LV_FLT_MASK** (0x800U)
- #define **MC33772C_FAULT1_STATUS_VPWR_LV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT1_STATUS_VPWR_LV_FLT_SHIFT) & MC33772C_FAULT1_STATUS_VPWR_LV_FLT_MASK)
- #define **MC33772C_FAULT1_STATUS_VPWR_LV_FLT_NO_LV_DETECTED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT1_STATUS_VPWR_LV_FLT_LV_DETECTED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT1_STATUS_VPWR_OV_FLT_SHIFT** (0xCU)
- #define **MC33772C_FAULT1_STATUS_VPWR_OV_FLT_MASK** (0x1000U)
- #define **MC33772C_FAULT1_STATUS_VPWR_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT1_STATUS_VPWR_OV_FLT_SHIFT) & MC33772C_FAULT1_STATUS_VPWR_OV_FLT_MASK)
- #define **MC33772C_FAULT1_STATUS_VPWR_OV_FLT_NO_OVERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT1_STATUS_VPWR_OV_FLT_OVERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT1_STATUS_COM_ERR_OVR_FLT_SHIFT** (0xDU)

- #define **MC33772C_FAULT1_STATUS_COM_ERR_OVR_FLT_MASK** (0x2000U)
- #define **MC33772C_FAULT1_STATUS_COM_ERR_OVR_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT1_STATUS_COM_ERR_OVR_FLT_SHIFT) & MC33772C_FAULT1_STATUS_COM_ERR_OVR_FLT_MASK)
- #define **MC33772C_FAULT1_STATUS_COM_ERR_OVR_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT1_STATUS_COM_ERR_OVR_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT1_STATUS_RESET_FLT_SHIFT** (0xEU)
- #define **MC33772C_FAULT1_STATUS_RESET_FLT_MASK** (0x4000U)
- #define **MC33772C_FAULT1_STATUS_RESET_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT1_STATUS_RESET_FLT_SHIFT) & MC33772C_FAULT1_STATUS_RESET_FLT_MASK)
- #define **MC33772C_FAULT1_STATUS_RESET_FLT_NO_RESET_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT1_STATUS_RESET_FLT_RESET_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT1_STATUS_POR_SHIFT** (0xFU)
- #define **MC33772C_FAULT1_STATUS_POR_MASK** (0x8000U)
- #define **MC33772C_FAULT1_STATUS_POR**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT1_STATUS_POR_SHIFT) & MC33772C_FAULT1_STATUS_POR_MASK)
- #define **MC33772C_FAULT1_STATUS_POR_NO_POR_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT1_STATUS_POR_POR_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT2_STATUS_OFFSET** (0x25U)
- #define **MC33772C_FAULT2_STATUS_POR_VAL** (0x0U)
- #define **MC33772C_FAULT2_STATUS_FUSE_ERR_FLT_SHIFT** (0x0U)
- #define **MC33772C_FAULT2_STATUS_FUSE_ERR_FLT_MASK** (0x1U)
- #define **MC33772C_FAULT2_STATUS_FUSE_ERR_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT2_STATUS_FUSE_ERR_FLT_SHIFT) & MC33772C_FAULT2_STATUS_FUSE_ERR_FLT_MASK)
- #define **MC33772C_FAULT2_STATUS_FUSE_ERR_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT2_STATUS_FUSE_ERR_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT2_STATUS_DED_ERR_FLT_SHIFT** (0x1U)
- #define **MC33772C_FAULT2_STATUS_DED_ERR_FLT_MASK** (0x2U)
- #define **MC33772C_FAULT2_STATUS_DED_ERR_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT2_STATUS_DED_ERR_FLT_SHIFT) & MC33772C_FAULT2_STATUS_DED_ERR_FLT_MASK)
- #define **MC33772C_FAULT2_STATUS_DED_ERR_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT2_STATUS_DED_ERR_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT2_STATUS_OSC_ERR_FLT_SHIFT** (0x2U)
- #define **MC33772C_FAULT2_STATUS_OSC_ERR_FLT_MASK** (0x4U)
- #define **MC33772C_FAULT2_STATUS_OSC_ERR_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT2_STATUS_OSC_ERR_FLT_SHIFT) & MC33772C_FAULT2_STATUS_OSC_ERR_FLT_MASK)
- #define **MC33772C_FAULT2_STATUS_OSC_ERR_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT2_STATUS_OSC_ERR_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT2_STATUS_CB_OPEN_FLT_SHIFT** (0x3U)
- #define **MC33772C_FAULT2_STATUS_CB_OPEN_FLT_MASK** (0x8U)
- #define **MC33772C_FAULT2_STATUS_CB_OPEN_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT2_STATUS_CB_OPEN_FLT_SHIFT) & MC33772C_FAULT2_STATUS_CB_OPEN_FLT_MASK)
- #define **MC33772C_FAULT2_STATUS_CB_OPEN_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT2_STATUS_CB_OPEN_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT2_STATUS_CB_SHORT_FLT_SHIFT** (0x4U)

- #define **MC33772C_FAULT2_STATUS_CB_SHORT_FLT_MASK** (0x10U)
- #define **MC33772C_FAULT2_STATUS_CB_SHORT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT2_STATUS_CB_SHORT_FLT_SHIFT) & MC33772C_FAULT2_STATUS_CB_SHORT_FLT_MASK)
- #define **MC33772C_FAULT2_STATUS_CB_SHORT_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT2_STATUS_CB_SHORT_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT2_STATUS_GPIO_SHORT_FLT_SHIFT** (0x5U)
- #define **MC33772C_FAULT2_STATUS_GPIO_SHORT_FLT_MASK** (0x20U)
- #define **MC33772C_FAULT2_STATUS_GPIO_SHORT_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT2_STATUS_GPIO_SHORT_FLT_SHIFT) & MC33772C_FAULT2_STATUS_GPIO_SHORT_FLT_MASK)
- #define **MC33772C_FAULT2_STATUS_GPIO_SHORT_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT2_STATUS_GPIO_SHORT_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT2_STATUS_AN_OPEN_FLT_SHIFT** (0x6U)
- #define **MC33772C_FAULT2_STATUS_AN_OPEN_FLT_MASK** (0x40U)
- #define **MC33772C_FAULT2_STATUS_AN_OPEN_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT2_STATUS_AN_OPEN_FLT_SHIFT) & MC33772C_FAULT2_STATUS_AN_OPEN_FLT_MASK)
- #define **MC33772C_FAULT2_STATUS_AN_OPEN_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT2_STATUS_AN_OPEN_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT2_STATUS_IDLE_MODE_FLT_SHIFT** (0x7U)
- #define **MC33772C_FAULT2_STATUS_IDLE_MODE_FLT_MASK** (0x80U)
- #define **MC33772C_FAULT2_STATUS_IDLE_MODE_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT2_STATUS_IDLE_MODE_FLT_SHIFT) & MC33772C_FAULT2_STATUS_IDLE_MODE_FLT_MASK)
- #define **MC33772C_FAULT2_STATUS_IDLE_MODE_FLT_NO_NOTIFICATION_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT2_STATUS_IDLE_MODE_FLT_NOTIFICATION_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT2_STATUS_IC_TSD_FLT_SHIFT** (0x8U)
- #define **MC33772C_FAULT2_STATUS_IC_TSD_FLT_MASK** (0x100U)
- #define **MC33772C_FAULT2_STATUS_IC_TSD_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT2_STATUS_IC_TSD_FLT_SHIFT) & MC33772C_FAULT2_STATUS_IC_TSD_FLT_MASK)
- #define **MC33772C_FAULT2_STATUS_IC_TSD_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT2_STATUS_IC_TSD_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT2_STATUS_GND_LOSS_FLT_SHIFT** (0x9U)
- #define **MC33772C_FAULT2_STATUS_GND_LOSS_FLT_MASK** (0x200U)
- #define **MC33772C_FAULT2_STATUS_GND_LOSS_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT2_STATUS_GND_LOSS_FLT_SHIFT) & MC33772C_FAULT2_STATUS_GND_LOSS_FLT_MASK)
- #define **MC33772C_FAULT2_STATUS_GND_LOSS_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT2_STATUS_GND_LOSS_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT2_STATUS_ADC1_A_FLT_SHIFT** (0xAU)
- #define **MC33772C_FAULT2_STATUS_ADC1_A_FLT_MASK** (0x400U)
- #define **MC33772C_FAULT2_STATUS_ADC1_A_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT2_STATUS_ADC1_A_FLT_SHIFT) & MC33772C_FAULT2_STATUS_ADC1_A_FLT_MASK)
- #define **MC33772C_FAULT2_STATUS_ADC1_A_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT2_STATUS_ADC1_A_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT2_STATUS_ADC1_B_FLT_SHIFT** (0xBU)

- #define **MC33772C_FAULT2_STATUS_ADC1_B_FLT_MASK** (0x800U)
- #define **MC33772C_FAULT2_STATUS_ADC1_B_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT2_STATUS_ADC1_B_FLT_SHIFT) & MC33772C_FAULT2_STATUS_ADC1_B_FLT_MASK)
- #define **MC33772C_FAULT2_STATUS_ADC1_B_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT2_STATUS_ADC1_B_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT2_STATUS_VANA_UV_FLT_SHIFT** (0xCU)
- #define **MC33772C_FAULT2_STATUS_VANA_UV_FLT_MASK** (0x1000U)
- #define **MC33772C_FAULT2_STATUS_VANA_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT2_STATUS_VANA_UV_FLT_SHIFT) & MC33772C_FAULT2_STATUS_VANA_UV_FLT_MASK)
- #define **MC33772C_FAULT2_STATUS_VANA_UV_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT2_STATUS_VANA_UV_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT2_STATUS_VANA_OV_FLT_SHIFT** (0xDU)
- #define **MC33772C_FAULT2_STATUS_VANA_OV_FLT_MASK** (0x2000U)
- #define **MC33772C_FAULT2_STATUS_VANA_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT2_STATUS_VANA_OV_FLT_SHIFT) & MC33772C_FAULT2_STATUS_VANA_OV_FLT_MASK)
- #define **MC33772C_FAULT2_STATUS_VANA_OV_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT2_STATUS_VANA_OV_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT2_STATUS_VCOM_UV_FLT_SHIFT** (0xEU)
- #define **MC33772C_FAULT2_STATUS_VCOM_UV_FLT_MASK** (0x4000U)
- #define **MC33772C_FAULT2_STATUS_VCOM_UV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT2_STATUS_VCOM_UV_FLT_SHIFT) & MC33772C_FAULT2_STATUS_VCOM_UV_FLT_MASK)
- #define **MC33772C_FAULT2_STATUS_VCOM_UV_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT2_STATUS_VCOM_UV_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT2_STATUS_VCOM_OV_FLT_SHIFT** (0xFU)
- #define **MC33772C_FAULT2_STATUS_VCOM_OV_FLT_MASK** (0x8000U)
- #define **MC33772C_FAULT2_STATUS_VCOM_OV_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT2_STATUS_VCOM_OV_FLT_SHIFT) & MC33772C_FAULT2_STATUS_VCOM_OV_FLT_MASK)
- #define **MC33772C_FAULT2_STATUS_VCOM_OV_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT2_STATUS_VCOM_OV_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT3_STATUS_OFFSET** (0x26U)
- #define **MC33772C_FAULT3_STATUS_POR_VAL** (0x0U)
- #define **MC33772C_FAULT3_STATUS_EOT_CB1_SHIFT** (0x0U)
- #define **MC33772C_FAULT3_STATUS_EOT_CB1_MASK** (0x1U)
- #define **MC33772C_FAULT3_STATUS_EOT_CB1**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT3_STATUS_EOT_CB1_SHIFT) & MC33772C_FAULT3_STATUS_EOT_CB1_MASK)
- #define **MC33772C_FAULT3_STATUS_EOT_CB1_NO_TIMEOUT_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT3_STATUS_EOT_CB1_TIMEOUT_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT3_STATUS_EOT_CB2_SHIFT** (0x1U)
- #define **MC33772C_FAULT3_STATUS_EOT_CB2_MASK** (0x2U)
- #define **MC33772C_FAULT3_STATUS_EOT_CB2**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT3_STATUS_EOT_CB2_SHIFT) & MC33772C_FAULT3_STATUS_EOT_CB2_MASK)
- #define **MC33772C_FAULT3_STATUS_EOT_CB2_NO_TIMEOUT_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT3_STATUS_EOT_CB2_TIMEOUT_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT3_STATUS_EOT_CB3_SHIFT** (0x2U)
- #define **MC33772C_FAULT3_STATUS_EOT_CB3_MASK** (0x4U)

- #define **MC33772C_FAULT3_STATUS_EOT_CB3**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT3_STATUS_EOT_CB3_SHIFT) & MC33772C_FAULT3_STATUS_EOT_CB3_MASK)
- #define **MC33772C_FAULT3_STATUS_EOT_CB3_NO_TIMEOUT_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT3_STATUS_EOT_CB3_TIMEOUT_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT3_STATUS_EOT_CB4_SHIFT** (0x3U)
- #define **MC33772C_FAULT3_STATUS_EOT_CB4_MASK** (0x8U)
- #define **MC33772C_FAULT3_STATUS_EOT_CB4**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT3_STATUS_EOT_CB4_SHIFT) & MC33772C_FAULT3_STATUS_EOT_CB4_MASK)
- #define **MC33772C_FAULT3_STATUS_EOT_CB4_NO_TIMEOUT_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT3_STATUS_EOT_CB4_TIMEOUT_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT3_STATUS_EOT_CB5_SHIFT** (0x4U)
- #define **MC33772C_FAULT3_STATUS_EOT_CB5_MASK** (0x10U)
- #define **MC33772C_FAULT3_STATUS_EOT_CB5**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT3_STATUS_EOT_CB5_SHIFT) & MC33772C_FAULT3_STATUS_EOT_CB5_MASK)
- #define **MC33772C_FAULT3_STATUS_EOT_CB5_NO_TIMEOUT_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT3_STATUS_EOT_CB5_TIMEOUT_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT3_STATUS_EOT_CB6_SHIFT** (0x5U)
- #define **MC33772C_FAULT3_STATUS_EOT_CB6_MASK** (0x20U)
- #define **MC33772C_FAULT3_STATUS_EOT_CB6**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT3_STATUS_EOT_CB6_SHIFT) & MC33772C_FAULT3_STATUS_EOT_CB6_MASK)
- #define **MC33772C_FAULT3_STATUS_EOT_CB6_NO_TIMEOUT_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT3_STATUS_EOT_CB6_TIMEOUT_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT3_STATUS_VCP_UV_SHIFT** (0xDU)
- #define **MC33772C_FAULT3_STATUS_VCP_UV_MASK** (0x2000U)
- #define **MC33772C_FAULT3_STATUS_VCP_UV**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT3_STATUS_VCP_UV_SHIFT) & MC33772C_FAULT3_STATUS_VCP_UV_MASK)
- #define **MC33772C_FAULT3_STATUS_VCP_UV_NO_UNDERVOLTAGE_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT3_STATUS_VCP_UV_UNDERVOLTAGE_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT3_STATUS_DIAG_TO_FLT_SHIFT** (0xEU)
- #define **MC33772C_FAULT3_STATUS_DIAG_TO_FLT_MASK** (0x4000U)
- #define **MC33772C_FAULT3_STATUS_DIAG_TO_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT3_STATUS_DIAG_TO_FLT_SHIFT) & MC33772C_FAULT3_STATUS_DIAG_TO_FLT_MASK)
- #define **MC33772C_FAULT3_STATUS_DIAG_TO_FLT_NO_TIMEOUT_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT3_STATUS_DIAG_TO_FLT_TIMEOUT_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT3_STATUS_CC_OVR_FLT_SHIFT** (0xFU)
- #define **MC33772C_FAULT3_STATUS_CC_OVR_FLT_MASK** (0x8000U)
- #define **MC33772C_FAULT3_STATUS_CC_OVR_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT3_STATUS_CC_OVR_FLT_SHIFT) & MC33772C_FAULT3_STATUS_CC_OVR_FLT_MASK)
- #define **MC33772C_FAULT3_STATUS_CC_OVR_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT3_STATUS_CC_OVR_FLT_ERROR_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK1_OFFSET** (0x27U)
- #define **MC33772C_FAULT_MASK1_POR_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK1_CT_UV_FLT_MASK_0_F_SHIFT** (0x0U)
- #define **MC33772C_FAULT_MASK1_CT_UV_FLT_MASK_0_F_MASK** (0x1U)
- #define **MC33772C_FAULT_MASK1_CT_UV_FLT_MASK_0_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK1_CT_UV_FLT_MASK_0_F_SHIFT) & MC33772C_FAULT_MASK1_CT_UV_FLT_MASK_0_F_MASK)

- #define **MC33772C_FAULT_MASK1_CT_UV_FLT_MASK_0_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK1_CT_UV_FLT_MASK_0_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK1_CT_OV_FLT_MASK_1_F_SHIFT** (0x1U)
- #define **MC33772C_FAULT_MASK1_CT_OV_FLT_MASK_1_F_MASK** (0x2U)
- #define **MC33772C_FAULT_MASK1_CT_OV_FLT_MASK_1_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK1_CT_OV_FLT_MASK_1_F_SHIFT) & MC33772C_FAULT_MASK1_CT_OV_FLT_MASK_1_F_MASK)
- #define **MC33772C_FAULT_MASK1_CT_OV_FLT_MASK_1_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK1_CT_OV_FLT_MASK_1_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK1_AN_UT_FLT_MASK_2_F_SHIFT** (0x2U)
- #define **MC33772C_FAULT_MASK1_AN_UT_FLT_MASK_2_F_MASK** (0x4U)
- #define **MC33772C_FAULT_MASK1_AN_UT_FLT_MASK_2_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK1_AN_UT_FLT_MASK_2_F_SHIFT) & MC33772C_FAULT_MASK1_AN_UT_FLT_MASK_2_F_MASK)
- #define **MC33772C_FAULT_MASK1_AN_UT_FLT_MASK_2_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK1_AN_UT_FLT_MASK_2_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK1_AN_OT_FLT_MASK_3_F_SHIFT** (0x3U)
- #define **MC33772C_FAULT_MASK1_AN_OT_FLT_MASK_3_F_MASK** (0x8U)
- #define **MC33772C_FAULT_MASK1_AN_OT_FLT_MASK_3_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK1_AN_OT_FLT_MASK_3_F_SHIFT) & MC33772C_FAULT_MASK1_AN_OT_FLT_MASK_3_F_MASK)
- #define **MC33772C_FAULT_MASK1_AN_OT_FLT_MASK_3_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK1_AN_OT_FLT_MASK_3_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK1_IS_OC_FLT_MASK_4_F_SHIFT** (0x4U)
- #define **MC33772C_FAULT_MASK1_IS_OC_FLT_MASK_4_F_MASK** (0x10U)
- #define **MC33772C_FAULT_MASK1_IS_OC_FLT_MASK_4_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK1_IS_OC_FLT_MASK_4_F_SHIFT) & MC33772C_FAULT_MASK1_IS_OC_FLT_MASK_4_F_MASK)
- #define **MC33772C_FAULT_MASK1_IS_OC_FLT_MASK_4_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK1_IS_OC_FLT_MASK_4_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK1_IS_OL_FLT_MASK_5_F_SHIFT** (0x5U)
- #define **MC33772C_FAULT_MASK1_IS_OL_FLT_MASK_5_F_MASK** (0x20U)
- #define **MC33772C_FAULT_MASK1_IS_OL_FLT_MASK_5_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK1_IS_OL_FLT_MASK_5_F_SHIFT) & MC33772C_FAULT_MASK1_IS_OL_FLT_MASK_5_F_MASK)
- #define **MC33772C_FAULT_MASK1_IS_OL_FLT_MASK_5_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK1_IS_OL_FLT_MASK_5_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK1_I2C_ERR_FLT_MASK_6_F_SHIFT** (0x6U)
- #define **MC33772C_FAULT_MASK1_I2C_ERR_FLT_MASK_6_F_MASK** (0x40U)

- #define **MC33772C_FAULT_MASK1_I2C_ERR_FLT_MASK_6_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK1_I2C_ERR_FLT_MASK_6_F_SHIFT) & MC33772C_FAULT_MASK1_I2C_ERR_FLT_MASK_6_F_MASK)
- #define **MC33772C_FAULT_MASK1_I2C_ERR_FLT_MASK_6_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK1_I2C_ERR_FLT_MASK_6_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK1_GPIO0_WUP_FLT_MASK_7_F_SHIFT** (0x7U)
- #define **MC33772C_FAULT_MASK1_GPIO0_WUP_FLT_MASK_7_F_MASK** (0x80U)
- #define **MC33772C_FAULT_MASK1_GPIO0_WUP_FLT_MASK_7_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK1_GPIO0_WUP_FLT_MASK_7_F_SHIFT) & MC33772C_FAULT_MASK1_GPIO0_WUP_FLT_MASK_7_F_MASK)
- #define **MC33772C_FAULT_MASK1_GPIO0_WUP_FLT_MASK_7_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK1_GPIO0_WUP_FLT_MASK_7_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK1_CSB_WUP_FLT_MASK_8_F_SHIFT** (0x8U)
- #define **MC33772C_FAULT_MASK1_CSB_WUP_FLT_MASK_8_F_MASK** (0x100U)
- #define **MC33772C_FAULT_MASK1_CSB_WUP_FLT_MASK_8_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK1_CSB_WUP_FLT_MASK_8_F_SHIFT) & MC33772C_FAULT_MASK1_CSB_WUP_FLT_MASK_8_F_MASK)
- #define **MC33772C_FAULT_MASK1_CSB_WUP_FLT_MASK_8_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK1_CSB_WUP_FLT_MASK_8_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK1_COM_ERR_FLT_MASK_9_F_SHIFT** (0x9U)
- #define **MC33772C_FAULT_MASK1_COM_ERR_FLT_MASK_9_F_MASK** (0x200U)
- #define **MC33772C_FAULT_MASK1_COM_ERR_FLT_MASK_9_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK1_COM_ERR_FLT_MASK_9_F_SHIFT) & MC33772C_FAULT_MASK1_COM_ERR_FLT_MASK_9_F_MASK)
- #define **MC33772C_FAULT_MASK1_COM_ERR_FLT_MASK_9_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK1_COM_ERR_FLT_MASK_9_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK1_COM_LOSS_FLT_MASK_10_F_SHIFT** (0xAU)
- #define **MC33772C_FAULT_MASK1_COM_LOSS_FLT_MASK_10_F_MASK** (0x400U)
- #define **MC33772C_FAULT_MASK1_COM_LOSS_FLT_MASK_10_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK1_COM_LOSS_FLT_MASK_10_F_SHIFT) & MC33772C_FAULT_MASK1_COM_LOSS_FLT_MASK_10_F_MASK)
- #define **MC33772C_FAULT_MASK1_COM_LOSS_FLT_MASK_10_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK1_COM_LOSS_FLT_MASK_10_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK1_VPWR_LV_FLT_MASK_11_F_SHIFT** (0xBU)

- #define **MC33772C_FAULT_MASK1_VPWR_LV_FLT_MASK_11_F_MASK** (0x800U)
- #define **MC33772C_FAULT_MASK1_VPWR_LV_FLT_MASK_11_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK1_VPWR_LV_FLT_MASK_11_F_SHIFT) & MC33772C_FAULT_MASK1_VPWR_LV_FLT_MASK_11_F_MASK)
- #define **MC33772C_FAULT_MASK1_VPWR_LV_FLT_MASK_11_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK1_VPWR_LV_FLT_MASK_11_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK1_VPWR_OV_FLT_MASK_12_F_SHIFT** (0xCU)
- #define **MC33772C_FAULT_MASK1_VPWR_OV_FLT_MASK_12_F_MASK** (0x1000U)
- #define **MC33772C_FAULT_MASK1_VPWR_OV_FLT_MASK_12_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK1_VPWR_OV_FLT_MASK_12_F_SHIFT) & MC33772C_FAULT_MASK1_VPWR_OV_FLT_MASK_12_F_MASK)
- #define **MC33772C_FAULT_MASK1_VPWR_OV_FLT_MASK_12_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK1_VPWR_OV_FLT_MASK_12_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK2_OFFSET** (0x28U)
- #define **MC33772C_FAULT_MASK2_POR_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK2_FUSE_ERR_FLT_MASK_0_F_SHIFT** (0x0U)
- #define **MC33772C_FAULT_MASK2_FUSE_ERR_FLT_MASK_0_F_MASK** (0x1U)
- #define **MC33772C_FAULT_MASK2_FUSE_ERR_FLT_MASK_0_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK2_FUSE_ERR_FLT_MASK_0_F_SHIFT) & MC33772C_FAULT_MASK2_FUSE_ERR_FLT_MASK_0_F_MASK)
- #define **MC33772C_FAULT_MASK2_FUSE_ERR_FLT_MASK_0_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK2_FUSE_ERR_FLT_MASK_0_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK2_DED_ERR_FLT_MASK_1_F_SHIFT** (0x1U)
- #define **MC33772C_FAULT_MASK2_DED_ERR_FLT_MASK_1_F_MASK** (0x2U)
- #define **MC33772C_FAULT_MASK2_DED_ERR_FLT_MASK_1_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK2_DED_ERR_FLT_MASK_1_F_SHIFT) & MC33772C_FAULT_MASK2_DED_ERR_FLT_MASK_1_F_MASK)
- #define **MC33772C_FAULT_MASK2_DED_ERR_FLT_MASK_1_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK2_DED_ERR_FLT_MASK_1_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK2_OSC_ERR_FLT_MASK_2_F_SHIFT** (0x2U)
- #define **MC33772C_FAULT_MASK2_OSC_ERR_FLT_MASK_2_F_MASK** (0x4U)
- #define **MC33772C_FAULT_MASK2_OSC_ERR_FLT_MASK_2_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK2_OSC_ERR_FLT_MASK_2_F_SHIFT) & MC33772C_FAULT_MASK2_OSC_ERR_FLT_MASK_2_F_MASK)
- #define **MC33772C_FAULT_MASK2_OSC_ERR_FLT_MASK_2_F_NOT_MASKED_ENUM_VAL** (0x0U)

- #define **MC33772C_FAULT_MASK2_OSC_ERR_FLT_MASK_2_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK2_CB_OPEN_FLT_MASK_3_F_SHIFT** (0x3U)
- #define **MC33772C_FAULT_MASK2_CB_OPEN_FLT_MASK_3_F_MASK** (0x8U)
- #define **MC33772C_FAULT_MASK2_CB_OPEN_FLT_MASK_3_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK2_CB_OPEN_FLT_MASK_3_F_SHIFT) & MC33772C_FAULT_MASK2_CB_OPEN_FLT_MASK_3_F_MASK)
- #define **MC33772C_FAULT_MASK2_CB_OPEN_FLT_MASK_3_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK2_CB_OPEN_FLT_MASK_3_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK2_CB_SHORT_FLT_MASK_4_F_SHIFT** (0x4U)
- #define **MC33772C_FAULT_MASK2_CB_SHORT_FLT_MASK_4_F_MASK** (0x10U)
- #define **MC33772C_FAULT_MASK2_CB_SHORT_FLT_MASK_4_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK2_CB_SHORT_FLT_MASK_4_F_SHIFT) & MC33772C_FAULT_MASK2_CB_SHORT_FLT_MASK_4_F_MASK)
- #define **MC33772C_FAULT_MASK2_CB_SHORT_FLT_MASK_4_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK2_CB_SHORT_FLT_MASK_4_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK2_GPIO_SHORT_FLT_MASK_5_F_SHIFT** (0x5U)
- #define **MC33772C_FAULT_MASK2_GPIO_SHORT_FLT_MASK_5_F_MASK** (0x20U)
- #define **MC33772C_FAULT_MASK2_GPIO_SHORT_FLT_MASK_5_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK2_GPIO_SHORT_FLT_MASK_5_F_SHIFT) & MC33772C_FAULT_MASK2_GPIO_SHORT_FLT_MASK_5_F_MASK)
- #define **MC33772C_FAULT_MASK2_GPIO_SHORT_FLT_MASK_5_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK2_GPIO_SHORT_FLT_MASK_5_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK2_AN_OPEN_FLT_MASK_6_F_SHIFT** (0x6U)
- #define **MC33772C_FAULT_MASK2_AN_OPEN_FLT_MASK_6_F_MASK** (0x40U)
- #define **MC33772C_FAULT_MASK2_AN_OPEN_FLT_MASK_6_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK2_AN_OPEN_FLT_MASK_6_F_SHIFT) & MC33772C_FAULT_MASK2_AN_OPEN_FLT_MASK_6_F_MASK)
- #define **MC33772C_FAULT_MASK2_AN_OPEN_FLT_MASK_6_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK2_AN_OPEN_FLT_MASK_6_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK2_GND_LOSS_FLT_MASK_9_F_SHIFT** (0x9U)
- #define **MC33772C_FAULT_MASK2_GND_LOSS_FLT_MASK_9_F_MASK** (0x200U)
- #define **MC33772C_FAULT_MASK2_GND_LOSS_FLT_MASK_9_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK2_GND_LOSS_FLT_MASK_9_F_SHIFT) & MC33772C_FAULT_MASK2_GND_LOSS_FLT_MASK_9_F_MASK)

- #define **MC33772C_FAULT_MASK2_GND_LOSS_FLT_MASK_9_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK2_GND_LOSS_FLT_MASK_9_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK2_ADC1_A_FLT_MASK_10_F_SHIFT** (0xAU)
- #define **MC33772C_FAULT_MASK2_ADC1_A_FLT_MASK_10_F_MASK** (0x400U)
- #define **MC33772C_FAULT_MASK2_ADC1_A_FLT_MASK_10_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK2_ADC1_A_FLT_MASK_10_F_SHIFT) & MC33772C_FAULT_MASK2_ADC1_A_FLT_MASK_10_F_MASK)
- #define **MC33772C_FAULT_MASK2_ADC1_A_FLT_MASK_10_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK2_ADC1_A_FLT_MASK_10_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK2_ADC1_B_FLT_MASK_11_F_SHIFT** (0xBU)
- #define **MC33772C_FAULT_MASK2_ADC1_B_FLT_MASK_11_F_MASK** (0x800U)
- #define **MC33772C_FAULT_MASK2_ADC1_B_FLT_MASK_11_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK2_ADC1_B_FLT_MASK_11_F_SHIFT) & MC33772C_FAULT_MASK2_ADC1_B_FLT_MASK_11_F_MASK)
- #define **MC33772C_FAULT_MASK2_ADC1_B_FLT_MASK_11_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK2_ADC1_B_FLT_MASK_11_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK2_VANA_UV_FLT_MASK_12_F_SHIFT** (0xCU)
- #define **MC33772C_FAULT_MASK2_VANA_UV_FLT_MASK_12_F_MASK** (0x1000U)
- #define **MC33772C_FAULT_MASK2_VANA_UV_FLT_MASK_12_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK2_VANA_UV_FLT_MASK_12_F_SHIFT) & MC33772C_FAULT_MASK2_VANA_UV_FLT_MASK_12_F_MASK)
- #define **MC33772C_FAULT_MASK2_VANA_UV_FLT_MASK_12_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK2_VANA_UV_FLT_MASK_12_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK2_VANA_OV_FLT_MASK_13_F_SHIFT** (0xDU)
- #define **MC33772C_FAULT_MASK2_VANA_OV_FLT_MASK_13_F_MASK** (0x2000U)
- #define **MC33772C_FAULT_MASK2_VANA_OV_FLT_MASK_13_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK2_VANA_OV_FLT_MASK_13_F_SHIFT) & MC33772C_FAULT_MASK2_VANA_OV_FLT_MASK_13_F_MASK)
- #define **MC33772C_FAULT_MASK2_VANA_OV_FLT_MASK_13_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK2_VANA_OV_FLT_MASK_13_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK2_VCOM_UV_FLT_MASK_14_F_SHIFT** (0xEU)
- #define **MC33772C_FAULT_MASK2_VCOM_UV_FLT_MASK_14_F_MASK** (0x4000U)
- #define **MC33772C_FAULT_MASK2_VCOM_UV_FLT_MASK_14_F**(x) ((uint16_t)((uint16_t)(x)

<< MC33772C_FAULT_MASK2_VCOM_UV_FLT_MASK_14_F_SHIFT) & MC33772C_FAULT_MASK2_VCOM_UV_FLT_MASK_14_F_MASK)

- #define **MC33772C_FAULT_MASK2_VCOM_UV_FLT_MASK_14_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK2_VCOM_UV_FLT_MASK_14_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK2_VCOM_OV_FLT_MASK_15_F_SHIFT** (0xFU)
- #define **MC33772C_FAULT_MASK2_VCOM_OV_FLT_MASK_15_F_MASK** (0x8000U)
- #define **MC33772C_FAULT_MASK2_VCOM_OV_FLT_MASK_15_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK2_VCOM_OV_FLT_MASK_15_F_SHIFT) & MC33772C_FAULT_MASK2_VCOM_OV_FLT_MASK_15_F_MASK)
- #define **MC33772C_FAULT_MASK2_VCOM_OV_FLT_MASK_15_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK2_VCOM_OV_FLT_MASK_15_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK3_OFFSET** (0x29U)
- #define **MC33772C_FAULT_MASK3_POR_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK3_EOT_CB1_MASK_0_F_SHIFT** (0x0U)
- #define **MC33772C_FAULT_MASK3_EOT_CB1_MASK_0_F_MASK** (0x1U)
- #define **MC33772C_FAULT_MASK3_EOT_CB1_MASK_0_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK3_EOT_CB1_MASK_0_F_SHIFT) & MC33772C_FAULT_MASK3_EOT_CB1_MASK_0_F_MASK)
- #define **MC33772C_FAULT_MASK3_EOT_CB1_MASK_0_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK3_EOT_CB1_MASK_0_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK3_EOT_CB2_MASK_1_F_SHIFT** (0x1U)
- #define **MC33772C_FAULT_MASK3_EOT_CB2_MASK_1_F_MASK** (0x2U)
- #define **MC33772C_FAULT_MASK3_EOT_CB2_MASK_1_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK3_EOT_CB2_MASK_1_F_SHIFT) & MC33772C_FAULT_MASK3_EOT_CB2_MASK_1_F_MASK)
- #define **MC33772C_FAULT_MASK3_EOT_CB2_MASK_1_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK3_EOT_CB2_MASK_1_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK3_EOT_CB3_MASK_2_F_SHIFT** (0x2U)
- #define **MC33772C_FAULT_MASK3_EOT_CB3_MASK_2_F_MASK** (0x4U)
- #define **MC33772C_FAULT_MASK3_EOT_CB3_MASK_2_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK3_EOT_CB3_MASK_2_F_SHIFT) & MC33772C_FAULT_MASK3_EOT_CB3_MASK_2_F_MASK)
- #define **MC33772C_FAULT_MASK3_EOT_CB3_MASK_2_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK3_EOT_CB3_MASK_2_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK3_EOT_CB4_MASK_3_F_SHIFT** (0x3U)
- #define **MC33772C_FAULT_MASK3_EOT_CB4_MASK_3_F_MASK** (0x8U)
- #define **MC33772C_FAULT_MASK3_EOT_CB4_MASK_3_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK3_EOT_CB4_MASK_3_F_SHIFT) & MC33772C_FAULT_MASK3_EOT_CB4_MASK_3_F_MASK)

- #define **MC33772C_FAULT_MASK3_EOT_CB4_MASK_3_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK3_EOT_CB4_MASK_3_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK3_EOT_CB5_MASK_4_F_SHIFT** (0x4U)
- #define **MC33772C_FAULT_MASK3_EOT_CB5_MASK_4_F_MASK** (0x10U)
- #define **MC33772C_FAULT_MASK3_EOT_CB5_MASK_4_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK3_EOT_CB5_MASK_4_F_SHIFT) & MC33772C_FAULT_MASK3_EOT_CB5_MASK_4_F_MASK)
- #define **MC33772C_FAULT_MASK3_EOT_CB5_MASK_4_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK3_EOT_CB5_MASK_4_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK3_EOT_CB6_MASK_5_F_SHIFT** (0x5U)
- #define **MC33772C_FAULT_MASK3_EOT_CB6_MASK_5_F_MASK** (0x20U)
- #define **MC33772C_FAULT_MASK3_EOT_CB6_MASK_5_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK3_EOT_CB6_MASK_5_F_SHIFT) & MC33772C_FAULT_MASK3_EOT_CB6_MASK_5_F_MASK)
- #define **MC33772C_FAULT_MASK3_EOT_CB6_MASK_5_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK3_EOT_CB6_MASK_5_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK3_VCP_UV_MASK_13_F_SHIFT** (0xDU)
- #define **MC33772C_FAULT_MASK3_VCP_UV_MASK_13_F_MASK** (0x2000U)
- #define **MC33772C_FAULT_MASK3_VCP_UV_MASK_13_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK3_VCP_UV_MASK_13_F_SHIFT) & MC33772C_FAULT_MASK3_VCP_UV_MASK_13_F_MASK)
- #define **MC33772C_FAULT_MASK3_VCP_UV_MASK_13_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK3_VCP_UV_MASK_13_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK3_DIAG_TO_FLT_MASK_14_F_SHIFT** (0xEU)
- #define **MC33772C_FAULT_MASK3_DIAG_TO_FLT_MASK_14_F_MASK** (0x4000U)
- #define **MC33772C_FAULT_MASK3_DIAG_TO_FLT_MASK_14_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK3_DIAG_TO_FLT_MASK_14_F_SHIFT) & MC33772C_FAULT_MASK3_DIAG_TO_FLT_MASK_14_F_MASK)
- #define **MC33772C_FAULT_MASK3_DIAG_TO_FLT_MASK_14_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK3_DIAG_TO_FLT_MASK_14_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FAULT_MASK3_CC_OVR_FLT_MASK_15_F_SHIFT** (0xFU)
- #define **MC33772C_FAULT_MASK3_CC_OVR_FLT_MASK_15_F_MASK** (0x8000U)
- #define **MC33772C_FAULT_MASK3_CC_OVR_FLT_MASK_15_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FAULT_MASK3_CC_OVR_FLT_MASK_15_F_SHIFT) & MC33772C_FAULT_MASK3_CC_OVR_FLT_MASK_15_F_MASK)
- #define **MC33772C_FAULT_MASK3_CC_OVR_FLT_MASK_15_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FAULT_MASK3_CC_OVR_FLT_MASK_15_F_MASKED_ENUM_VAL** (0x1U)

- #define **MC33772C_WAKEUP_MASK1_OFFSET** (0x2AU)
- #define **MC33772C_WAKEUP_MASK1_POR_VAL** (0x189FU)
- #define **MC33772C_WAKEUP_MASK1_CT_UV_FLT_MASK_0_F_SHIFT** (0x0U)
- #define **MC33772C_WAKEUP_MASK1_CT_UV_FLT_MASK_0_F_MASK** (0x1U)
- #define **MC33772C_WAKEUP_MASK1_CT_UV_FLT_MASK_0_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK1_CT_UV_FLT_MASK_0_F_SHIFT) & MC33772C_WAKEUP_MASK1_CT_UV_FLT_MASK_0_F_MASK)
- #define **MC33772C_WAKEUP_MASK1_CT_UV_FLT_MASK_0_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK1_CT_UV_FLT_MASK_0_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK1_CT_OV_FLT_MASK_1_F_SHIFT** (0x1U)
- #define **MC33772C_WAKEUP_MASK1_CT_OV_FLT_MASK_1_F_MASK** (0x2U)
- #define **MC33772C_WAKEUP_MASK1_CT_OV_FLT_MASK_1_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK1_CT_OV_FLT_MASK_1_F_SHIFT) & MC33772C_WAKEUP_MASK1_CT_OV_FLT_MASK_1_F_MASK)
- #define **MC33772C_WAKEUP_MASK1_CT_OV_FLT_MASK_1_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK1_CT_OV_FLT_MASK_1_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK1_AN_UT_FLT_MASK_2_F_SHIFT** (0x2U)
- #define **MC33772C_WAKEUP_MASK1_AN_UT_FLT_MASK_2_F_MASK** (0x4U)
- #define **MC33772C_WAKEUP_MASK1_AN_UT_FLT_MASK_2_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK1_AN_UT_FLT_MASK_2_F_SHIFT) & MC33772C_WAKEUP_MASK1_AN_UT_FLT_MASK_2_F_MASK)
- #define **MC33772C_WAKEUP_MASK1_AN_UT_FLT_MASK_2_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK1_AN_UT_FLT_MASK_2_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK1_AN_OT_FLT_MASK_3_F_SHIFT** (0x3U)
- #define **MC33772C_WAKEUP_MASK1_AN_OT_FLT_MASK_3_F_MASK** (0x8U)
- #define **MC33772C_WAKEUP_MASK1_AN_OT_FLT_MASK_3_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK1_AN_OT_FLT_MASK_3_F_SHIFT) & MC33772C_WAKEUP_MASK1_AN_OT_FLT_MASK_3_F_MASK)
- #define **MC33772C_WAKEUP_MASK1_AN_OT_FLT_MASK_3_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK1_AN_OT_FLT_MASK_3_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK1_IS_OC_FLT_MASK_4_F_SHIFT** (0x4U)
- #define **MC33772C_WAKEUP_MASK1_IS_OC_FLT_MASK_4_F_MASK** (0x10U)
- #define **MC33772C_WAKEUP_MASK1_IS_OC_FLT_MASK_4_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK1_IS_OC_FLT_MASK_4_F_SHIFT) & MC33772C_WAKEUP_MASK1_IS_OC_FLT_MASK_4_F_MASK)
- #define **MC33772C_WAKEUP_MASK1_IS_OC_FLT_MASK_4_F_NOT_MASKED_ENUM_VAL** (0x0U)

- #define **MC33772C_WAKEUP_MASK1_IS_OC_FLT_MASK_4_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK1_GPIO0_WUP_FLT_MASK_7_F_SHIFT** (0x7U)
- #define **MC33772C_WAKEUP_MASK1_GPIO0_WUP_FLT_MASK_7_F_MASK** (0x80U)
- #define **MC33772C_WAKEUP_MASK1_GPIO0_WUP_FLT_MASK_7_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK1_GPIO0_WUP_FLT_MASK_7_F_SHIFT) & MC33772C_WAKEUP_MASK1_GPIO0_WUP_FLT_MASK_7_F_MASK)
- #define **MC33772C_WAKEUP_MASK1_GPIO0_WUP_FLT_MASK_7_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK1_GPIO0_WUP_FLT_MASK_7_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK1_VPWR_LV_FLT_MASK_11_F_SHIFT** (0xBU)
- #define **MC33772C_WAKEUP_MASK1_VPWR_LV_FLT_MASK_11_F_MASK** (0x800U)
- #define **MC33772C_WAKEUP_MASK1_VPWR_LV_FLT_MASK_11_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK1_VPWR_LV_FLT_MASK_11_F_SHIFT) & MC33772C_WAKEUP_MASK1_VPWR_LV_FLT_MASK_11_F_MASK)
- #define **MC33772C_WAKEUP_MASK1_VPWR_LV_FLT_MASK_11_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK1_VPWR_LV_FLT_MASK_11_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK1_VPWR_OV_FLT_MASK_12_F_SHIFT** (0xCU)
- #define **MC33772C_WAKEUP_MASK1_VPWR_OV_FLT_MASK_12_F_MASK** (0x1000U)
- #define **MC33772C_WAKEUP_MASK1_VPWR_OV_FLT_MASK_12_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK1_VPWR_OV_FLT_MASK_12_F_SHIFT) & MC33772C_WAKEUP_MASK1_VPWR_OV_FLT_MASK_12_F_MASK)
- #define **MC33772C_WAKEUP_MASK1_VPWR_OV_FLT_MASK_12_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK1_VPWR_OV_FLT_MASK_12_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK2_OFFSET** (0x2BU)
- #define **MC33772C_WAKEUP_MASK2_POR_VAL** (0xFF36U)
- #define **MC33772C_WAKEUP_MASK2_DED_ERR_FLT_MASK_1_F_SHIFT** (0x1U)
- #define **MC33772C_WAKEUP_MASK2_DED_ERR_FLT_MASK_1_F_MASK** (0x2U)
- #define **MC33772C_WAKEUP_MASK2_DED_ERR_FLT_MASK_1_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK2_DED_ERR_FLT_MASK_1_F_SHIFT) & MC33772C_WAKEUP_MASK2_DED_ERR_FLT_MASK_1_F_MASK)
- #define **MC33772C_WAKEUP_MASK2_DED_ERR_FLT_MASK_1_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK2_DED_ERR_FLT_MASK_1_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK2_OSC_ERR_FLT_MASK_2_F_SHIFT** (0x2U)
- #define **MC33772C_WAKEUP_MASK2_OSC_ERR_FLT_MASK_2_F_MASK** (0x4U)
- #define **MC33772C_WAKEUP_MASK2_OSC_ERR_FLT_MASK_2_F**(x) ((uint16_t)((uint16_t)(x)

<< MC33772C_WAKEUP_MASK2_OSC_ERR_FLT_MASK_2_F_SHIFT) & MC33772C_WAKEUP_MASK2_OSC_ERR_FLT_MASK_2_F_MASK)

- #define **MC33772C_WAKEUP_MASK2_OSC_ERR_FLT_MASK_2_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK2_OSC_ERR_FLT_MASK_2_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK2_CB_SHORT_FLT_MASK_4_F_SHIFT** (0x4U)
- #define **MC33772C_WAKEUP_MASK2_CB_SHORT_FLT_MASK_4_F_MASK** (0x10U)
- #define **MC33772C_WAKEUP_MASK2_CB_SHORT_FLT_MASK_4_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK2_CB_SHORT_FLT_MASK_4_F_SHIFT) & MC33772C_WAKEUP_MASK2_CB_SHORT_FLT_MASK_4_F_MASK)
- #define **MC33772C_WAKEUP_MASK2_CB_SHORT_FLT_MASK_4_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK2_CB_SHORT_FLT_MASK_4_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK2_GPIO_SHORT_FLT_MASK_5_F_SHIFT** (0x5U)
- #define **MC33772C_WAKEUP_MASK2_GPIO_SHORT_FLT_MASK_5_F_MASK** (0x20U)
- #define **MC33772C_WAKEUP_MASK2_GPIO_SHORT_FLT_MASK_5_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK2_GPIO_SHORT_FLT_MASK_5_F_SHIFT) & MC33772C_WAKEUP_MASK2_GPIO_SHORT_FLT_MASK_5_F_MASK)
- #define **MC33772C_WAKEUP_MASK2_GPIO_SHORT_FLT_MASK_5_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK2_GPIO_SHORT_FLT_MASK_5_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK2_IC_TSD_FLT_MASK_8_F_SHIFT** (0x8U)
- #define **MC33772C_WAKEUP_MASK2_IC_TSD_FLT_MASK_8_F_MASK** (0x100U)
- #define **MC33772C_WAKEUP_MASK2_IC_TSD_FLT_MASK_8_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK2_IC_TSD_FLT_MASK_8_F_SHIFT) & MC33772C_WAKEUP_MASK2_IC_TSD_FLT_MASK_8_F_MASK)
- #define **MC33772C_WAKEUP_MASK2_IC_TSD_FLT_MASK_8_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK2_IC_TSD_FLT_MASK_8_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK2_GND_LOSS_FLT_MASK_9_F_SHIFT** (0x9U)
- #define **MC33772C_WAKEUP_MASK2_GND_LOSS_FLT_MASK_9_F_MASK** (0x200U)
- #define **MC33772C_WAKEUP_MASK2_GND_LOSS_FLT_MASK_9_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK2_GND_LOSS_FLT_MASK_9_F_SHIFT) & MC33772C_WAKEUP_MASK2_GND_LOSS_FLT_MASK_9_F_MASK)
- #define **MC33772C_WAKEUP_MASK2_GND_LOSS_FLT_MASK_9_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK2_GND_LOSS_FLT_MASK_9_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK2_ADC1_A_FLT_MASK_10_F_SHIFT** (0xAU)
- #define **MC33772C_WAKEUP_MASK2_ADC1_A_FLT_MASK_10_F_MASK** (0x400U)

- #define **MC33772C_WAKEUP_MASK2_ADC1_A_FLT_MASK_10_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK2_ADC1_A_FLT_MASK_10_F_SHIFT) & MC33772C_WAKEUP_MASK2_ADC1_A_FLT_MASK_10_F_MASK)
- #define **MC33772C_WAKEUP_MASK2_ADC1_A_FLT_MASK_10_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK2_ADC1_A_FLT_MASK_10_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK2_ADC1_B_FLT_MASK_11_F_SHIFT** (0xBU)
- #define **MC33772C_WAKEUP_MASK2_ADC1_B_FLT_MASK_11_F_MASK** (0x800U)
- #define **MC33772C_WAKEUP_MASK2_ADC1_B_FLT_MASK_11_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK2_ADC1_B_FLT_MASK_11_F_SHIFT) & MC33772C_WAKEUP_MASK2_ADC1_B_FLT_MASK_11_F_MASK)
- #define **MC33772C_WAKEUP_MASK2_ADC1_B_FLT_MASK_11_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK2_ADC1_B_FLT_MASK_11_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK2_VANA_UV_FLT_MASK_12_F_SHIFT** (0xCU)
- #define **MC33772C_WAKEUP_MASK2_VANA_UV_FLT_MASK_12_F_MASK** (0x1000U)
- #define **MC33772C_WAKEUP_MASK2_VANA_UV_FLT_MASK_12_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK2_VANA_UV_FLT_MASK_12_F_SHIFT) & MC33772C_WAKEUP_MASK2_VANA_UV_FLT_MASK_12_F_MASK)
- #define **MC33772C_WAKEUP_MASK2_VANA_UV_FLT_MASK_12_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK2_VANA_UV_FLT_MASK_12_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK2_VANA_OV_FLT_MASK_13_F_SHIFT** (0xDU)
- #define **MC33772C_WAKEUP_MASK2_VANA_OV_FLT_MASK_13_F_MASK** (0x2000U)
- #define **MC33772C_WAKEUP_MASK2_VANA_OV_FLT_MASK_13_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK2_VANA_OV_FLT_MASK_13_F_SHIFT) & MC33772C_WAKEUP_MASK2_VANA_OV_FLT_MASK_13_F_MASK)
- #define **MC33772C_WAKEUP_MASK2_VANA_OV_FLT_MASK_13_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK2_VANA_OV_FLT_MASK_13_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK2_VCOM_UV_FLT_MASK_14_F_SHIFT** (0xEU)
- #define **MC33772C_WAKEUP_MASK2_VCOM_UV_FLT_MASK_14_F_MASK** (0x4000U)
- #define **MC33772C_WAKEUP_MASK2_VCOM_UV_FLT_MASK_14_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK2_VCOM_UV_FLT_MASK_14_F_SHIFT) & MC33772C_WAKEUP_MASK2_VCOM_UV_FLT_MASK_14_F_MASK)
- #define **MC33772C_WAKEUP_MASK2_VCOM_UV_FLT_MASK_14_F_NOT_MASKED_ENUM_VAL** (0x0U)

- #define **MC33772C_WAKEUP_MASK2_VCOM_UV_FLT_MASK_14_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK2_VCOM_OV_FLT_MASK_15_F_SHIFT** (0xFU)
- #define **MC33772C_WAKEUP_MASK2_VCOM_OV_FLT_MASK_15_F_MASK** (0x8000U)
- #define **MC33772C_WAKEUP_MASK2_VCOM_OV_FLT_MASK_15_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK2_VCOM_OV_FLT_MASK_15_F_SHIFT) & MC33772C_WAKEUP_MASK2_VCOM_OV_FLT_MASK_15_F_MASK)
- #define **MC33772C_WAKEUP_MASK2_VCOM_OV_FLT_MASK_15_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK2_VCOM_OV_FLT_MASK_15_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK3_OFFSET** (0x2CU)
- #define **MC33772C_WAKEUP_MASK3_POR_VAL** (0xA03FU)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB1_MASK_0_F_SHIFT** (0x0U)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB1_MASK_0_F_MASK** (0x1U)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB1_MASK_0_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK3_EOT_CB1_MASK_0_F_SHIFT) & MC33772C_WAKEUP_MASK3_EOT_CB1_MASK_0_F_MASK)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB1_MASK_0_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB1_MASK_0_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB2_MASK_1_F_SHIFT** (0x1U)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB2_MASK_1_F_MASK** (0x2U)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB2_MASK_1_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK3_EOT_CB2_MASK_1_F_SHIFT) & MC33772C_WAKEUP_MASK3_EOT_CB2_MASK_1_F_MASK)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB2_MASK_1_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB2_MASK_1_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB3_MASK_2_F_SHIFT** (0x2U)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB3_MASK_2_F_MASK** (0x4U)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB3_MASK_2_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK3_EOT_CB3_MASK_2_F_SHIFT) & MC33772C_WAKEUP_MASK3_EOT_CB3_MASK_2_F_MASK)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB3_MASK_2_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB3_MASK_2_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB4_MASK_3_F_SHIFT** (0x3U)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB4_MASK_3_F_MASK** (0x8U)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB4_MASK_3_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK3_EOT_CB4_MASK_3_F_SHIFT) & MC33772C_WAKEUP_MASK3_EOT_CB4_MASK_3_F_MASK)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB4_MASK_3_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB4_MASK_3_F_MASKED_ENUM_VAL** (0x1U)

- #define **MC33772C_WAKEUP_MASK3_EOT_CB5_MASK_4_F_SHIFT** (0x4U)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB5_MASK_4_F_MASK** (0x10U)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB5_MASK_4_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK3_EOT_CB5_MASK_4_F_SHIFT) & MC33772C_WAKEUP_MASK3_EOT_CB5_MASK_4_F_MASK)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB5_MASK_4_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB5_MASK_4_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB6_MASK_5_F_SHIFT** (0x5U)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB6_MASK_5_F_MASK** (0x20U)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB6_MASK_5_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK3_EOT_CB6_MASK_5_F_SHIFT) & MC33772C_WAKEUP_MASK3_EOT_CB6_MASK_5_F_MASK)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB6_MASK_5_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK3_EOT_CB6_MASK_5_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK3_VCP_UV_MASK_13_F_SHIFT** (0xDU)
- #define **MC33772C_WAKEUP_MASK3_VCP_UV_MASK_13_F_MASK** (0x2000U)
- #define **MC33772C_WAKEUP_MASK3_VCP_UV_MASK_13_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK3_VCP_UV_MASK_13_F_SHIFT) & MC33772C_WAKEUP_MASK3_VCP_UV_MASK_13_F_MASK)
- #define **MC33772C_WAKEUP_MASK3_VCP_UV_MASK_13_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK3_VCP_UV_MASK_13_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_WAKEUP_MASK3_CC_OVR_FLT_MASK_15_F_SHIFT** (0xFU)
- #define **MC33772C_WAKEUP_MASK3_CC_OVR_FLT_MASK_15_F_MASK** (0x8000U)
- #define **MC33772C_WAKEUP_MASK3_CC_OVR_FLT_MASK_15_F**(x) ((uint16_t)((uint16_t)(x) << MC33772C_WAKEUP_MASK3_CC_OVR_FLT_MASK_15_F_SHIFT) & MC33772C_WAKEUP_MASK3_CC_OVR_FLT_MASK_15_F_MASK)
- #define **MC33772C_WAKEUP_MASK3_CC_OVR_FLT_MASK_15_F_NOT_MASKED_ENUM_VAL** (0x0U)
- #define **MC33772C_WAKEUP_MASK3_CC_OVR_FLT_MASK_15_F_MASKED_ENUM_VAL** (0x1U)
- #define **MC33772C_CC_NB_SAMPLES_OFFSET** (0x2DU)
- #define **MC33772C_CC_NB_SAMPLES_POR_VAL** (0x0U)
- #define **MC33772C_CC_NB_SAMPLES_CC_NB_SAMPLES_SHIFT** (0x0U)
- #define **MC33772C_CC_NB_SAMPLES_CC_NB_SAMPLES_MASK** (0xFFFFU)
- #define **MC33772C_CC_NB_SAMPLES_CC_NB_SAMPLES**(x) ((uint16_t)((uint16_t)(x) << MC33772C_CC_NB_SAMPLES_CC_NB_SAMPLES_SHIFT) & MC33772C_CC_NB_SAMPLES_CC_NB_SAMPLES_MASK)
- #define **MC33772C_COULOMB_CNT1_OFFSET** (0x2EU)
- #define **MC33772C_COULOMB_CNT1_POR_VAL** (0x0U)
- #define **MC33772C_COULOMB_CNT1_COULOMB_CNT_MSB_SHIFT** (0x0U)
- #define **MC33772C_COULOMB_CNT1_COULOMB_CNT_MSB_MASK** (0xFFFFU)
- #define **MC33772C_COULOMB_CNT1_COULOMB_CNT_MSB**(x) ((uint16_t)((uint16_t)(x) << MC33772C_COULOMB_CNT1_COULOMB_CNT_MSB_SHIFT) & MC33772C_COULOMB_CNT1_COULOMB_CNT_MSB_MASK)
- #define **MC33772C_COULOMB_CNT2_OFFSET** (0x2FU)
- #define **MC33772C_COULOMB_CNT2_POR_VAL** (0x0U)

- #define **MC33772C_COULOMB_CNT2_COULOMB_CNT_LSB_SHIFT** (0x0U)
- #define **MC33772C_COULOMB_CNT2_COULOMB_CNT_LSB_MASK** (0xFFFFU)
- #define **MC33772C_COULOMB_CNT2_COULOMB_CNT_LSB**(x) ((uint16_t)((uint16_t)(x) << MC33772C_COULOMB_CNT2_COULOMB_CNT_LSB_SHIFT) & MC33772C_COULOMB_CNT2_COULOMB_CNT_LSB_MASK)
- #define **MC33772C_MEAS_ISENSE1_OFFSET** (0x30U)
- #define **MC33772C_MEAS_ISENSE1_POR_VAL** (0x0U)
- #define **MC33772C_MEAS_ISENSE1_MEAS_I_MSB_SHIFT** (0x0U)
- #define **MC33772C_MEAS_ISENSE1_MEAS_I_MSB_MASK** (0x7FFFU)
- #define **MC33772C_MEAS_ISENSE1_MEAS_I_MSB**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_ISENSE1_MEAS_I_MSB_SHIFT) & MC33772C_MEAS_ISENSE1_MEAS_I_MSB_MASK)
- #define **MC33772C_MEAS_ISENSE1_DATA_RDY_SHIFT** (0xFU)
- #define **MC33772C_MEAS_ISENSE1_DATA_RDY_MASK** (0x8000U)
- #define **MC33772C_MEAS_ISENSE1_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_ISENSE1_DATA_RDY_SHIFT) & MC33772C_MEAS_ISENSE1_DATA_RDY_MASK)
- #define **MC33772C_MEAS_ISENSE1_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33772C_MEAS_ISENSE1_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33772C_MEAS_ISENSE2_OFFSET** (0x31U)
- #define **MC33772C_MEAS_ISENSE2_POR_VAL** (0x0U)
- #define **MC33772C_MEAS_ISENSE2_MEAS_I_LSB_SHIFT** (0x0U)
- #define **MC33772C_MEAS_ISENSE2_MEAS_I_LSB_MASK** (0xFU)
- #define **MC33772C_MEAS_ISENSE2_MEAS_I_LSB**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_ISENSE2_MEAS_I_LSB_SHIFT) & MC33772C_MEAS_ISENSE2_MEAS_I_LSB_MASK)
- #define **MC33772C_MEAS_ISENSE2_PGA_GCHANGE_SHIFT** (0x6U)
- #define **MC33772C_MEAS_ISENSE2_PGA_GCHANGE_MASK** (0x40U)
- #define **MC33772C_MEAS_ISENSE2_PGA_GCHANGE**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_ISENSE2_PGA_GCHANGE_SHIFT) & MC33772C_MEAS_ISENSE2_PGA_GCHANGE_MASK)
- #define **MC33772C_MEAS_ISENSE2_PGA_GCHANGE_NO_CHANGE_ENUM_VAL** (0x0U)
- #define **MC33772C_MEAS_ISENSE2_PGA_GCHANGE_CHANGED_ENUM_VAL** (0x1U)
- #define **MC33772C_MEAS_ISENSE2_ADC2_SAT_SHIFT** (0x7U)
- #define **MC33772C_MEAS_ISENSE2_ADC2_SAT_MASK** (0x80U)
- #define **MC33772C_MEAS_ISENSE2_ADC2_SAT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_ISENSE2_ADC2_SAT_SHIFT) & MC33772C_MEAS_ISENSE2_ADC2_SAT_MASK)
- #define **MC33772C_MEAS_ISENSE2_ADC2_SAT_NO_SATURATION_ENUM_VAL** (0x0U)
- #define **MC33772C_MEAS_ISENSE2_ADC2_SAT_SATURATED_ENUM_VAL** (0x1U)
- #define **MC33772C_MEAS_ISENSE2_PGA_GAIN_SHIFT** (0x8U)
- #define **MC33772C_MEAS_ISENSE2_PGA_GAIN_MASK** (0x300U)
- #define **MC33772C_MEAS_ISENSE2_PGA_GAIN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_ISENSE2_PGA_GAIN_SHIFT) & MC33772C_MEAS_ISENSE2_PGA_GAIN_MASK)
- #define **MC33772C_MEAS_ISENSE2_PGA_GAIN_4_ENUM_VAL** (0x0U)
- #define **MC33772C_MEAS_ISENSE2_PGA_GAIN_16_ENUM_VAL** (0x1U)
- #define **MC33772C_MEAS_ISENSE2_PGA_GAIN_64_ENUM_VAL** (0x2U)
- #define **MC33772C_MEAS_ISENSE2_PGA_GAIN_256_ENUM_VAL** (0x3U)
- #define **MC33772C_MEAS_ISENSE2_DATA_RDY_SHIFT** (0xFU)
- #define **MC33772C_MEAS_ISENSE2_DATA_RDY_MASK** (0x8000U)
- #define **MC33772C_MEAS_ISENSE2_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_ISENSE2_DATA_RDY_SHIFT) & MC33772C_MEAS_ISENSE2_DATA_RDY_MASK)
- #define **MC33772C_MEAS_ISENSE2_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)

- #define **MC33772C_MEAS_ISENSE2_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33772C_MEAS_STACK_OFFSET** (0x32U)
- #define **MC33772C_MEAS_STACK_POR_VAL** (0x0U)
- #define **MC33772C_MEAS_STACK_MEAS_STACK_SHIFT** (0x0U)
- #define **MC33772C_MEAS_STACK_MEAS_STACK_MASK** (0x7FFFU)
- #define **MC33772C_MEAS_STACK_MEAS_STACK**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_STACK_MEAS_STACK_SHIFT) & MC33772C_MEAS_STACK_MEAS_STACK_MASK)
- #define **MC33772C_MEAS_STACK_DATA_RDY_SHIFT** (0xFU)
- #define **MC33772C_MEAS_STACK_DATA_RDY_MASK** (0x8000U)
- #define **MC33772C_MEAS_STACK_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_STACK_DATA_RDY_SHIFT) & MC33772C_MEAS_STACK_DATA_RDY_MASK)
- #define **MC33772C_MEAS_STACK_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33772C_MEAS_STACK_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33772C_MEAS_CELL6_OFFSET** (0x3BU)
- #define **MC33772C_MEAS_CELL6_POR_VAL** (0x0U)
- #define **MC33772C_MEAS_CELL6_MEAS_CELL_SHIFT** (0x0U)
- #define **MC33772C_MEAS_CELL6_MEAS_CELL_MASK** (0x7FFFU)
- #define **MC33772C_MEAS_CELL6_MEAS_CELL**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_CELL6_MEAS_CELL_SHIFT) & MC33772C_MEAS_CELL6_MEAS_CELL_MASK)
- #define **MC33772C_MEAS_CELL6_DATA_RDY_SHIFT** (0xFU)
- #define **MC33772C_MEAS_CELL6_DATA_RDY_MASK** (0x8000U)
- #define **MC33772C_MEAS_CELL6_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_CELL6_DATA_RDY_SHIFT) & MC33772C_MEAS_CELL6_DATA_RDY_MASK)
- #define **MC33772C_MEAS_CELL6_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33772C_MEAS_CELL6_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33772C_MEAS_CELL5_OFFSET** (0x3CU)
- #define **MC33772C_MEAS_CELL5_POR_VAL** (0x0U)
- #define **MC33772C_MEAS_CELL5_MEAS_CELL_SHIFT** (0x0U)
- #define **MC33772C_MEAS_CELL5_MEAS_CELL_MASK** (0x7FFFU)
- #define **MC33772C_MEAS_CELL5_MEAS_CELL**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_CELL5_MEAS_CELL_SHIFT) & MC33772C_MEAS_CELL5_MEAS_CELL_MASK)
- #define **MC33772C_MEAS_CELL5_DATA_RDY_SHIFT** (0xFU)
- #define **MC33772C_MEAS_CELL5_DATA_RDY_MASK** (0x8000U)
- #define **MC33772C_MEAS_CELL5_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_CELL5_DATA_RDY_SHIFT) & MC33772C_MEAS_CELL5_DATA_RDY_MASK)
- #define **MC33772C_MEAS_CELL5_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33772C_MEAS_CELL5_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33772C_MEAS_CELL4_OFFSET** (0x3DU)
- #define **MC33772C_MEAS_CELL4_POR_VAL** (0x0U)
- #define **MC33772C_MEAS_CELL4_MEAS_CELL_SHIFT** (0x0U)
- #define **MC33772C_MEAS_CELL4_MEAS_CELL_MASK** (0x7FFFU)
- #define **MC33772C_MEAS_CELL4_MEAS_CELL**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_CELL4_MEAS_CELL_SHIFT) & MC33772C_MEAS_CELL4_MEAS_CELL_MASK)
- #define **MC33772C_MEAS_CELL4_DATA_RDY_SHIFT** (0xFU)
- #define **MC33772C_MEAS_CELL4_DATA_RDY_MASK** (0x8000U)
- #define **MC33772C_MEAS_CELL4_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_CELL4_DATA_RDY_SHIFT) & MC33772C_MEAS_CELL4_DATA_RDY_MASK)
- #define **MC33772C_MEAS_CELL4_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33772C_MEAS_CELL4_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33772C_MEAS_CELL3_OFFSET** (0x3EU)

- #define **MC33772C_MEAS_CELL3_POR_VAL** (0x0U)
- #define **MC33772C_MEAS_CELL3_MEAS_CELL_SHIFT** (0x0U)
- #define **MC33772C_MEAS_CELL3_MEAS_CELL_MASK** (0x7FFFU)
- #define **MC33772C_MEAS_CELL3_MEAS_CELL**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_CELL3_MEAS_CELL_SHIFT) & MC33772C_MEAS_CELL3_MEAS_CELL_MASK)
- #define **MC33772C_MEAS_CELL3_DATA_RDY_SHIFT** (0xFU)
- #define **MC33772C_MEAS_CELL3_DATA_RDY_MASK** (0x8000U)
- #define **MC33772C_MEAS_CELL3_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_CELL3_DATA_RDY_SHIFT) & MC33772C_MEAS_CELL3_DATA_RDY_MASK)
- #define **MC33772C_MEAS_CELL3_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33772C_MEAS_CELL3_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33772C_MEAS_CELL2_OFFSET** (0x3FU)
- #define **MC33772C_MEAS_CELL2_POR_VAL** (0x0U)
- #define **MC33772C_MEAS_CELL2_MEAS_CELL_SHIFT** (0x0U)
- #define **MC33772C_MEAS_CELL2_MEAS_CELL_MASK** (0x7FFFU)
- #define **MC33772C_MEAS_CELL2_MEAS_CELL**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_CELL2_MEAS_CELL_SHIFT) & MC33772C_MEAS_CELL2_MEAS_CELL_MASK)
- #define **MC33772C_MEAS_CELL2_DATA_RDY_SHIFT** (0xFU)
- #define **MC33772C_MEAS_CELL2_DATA_RDY_MASK** (0x8000U)
- #define **MC33772C_MEAS_CELL2_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_CELL2_DATA_RDY_SHIFT) & MC33772C_MEAS_CELL2_DATA_RDY_MASK)
- #define **MC33772C_MEAS_CELL2_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33772C_MEAS_CELL2_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33772C_MEAS_CELL1_OFFSET** (0x40U)
- #define **MC33772C_MEAS_CELL1_POR_VAL** (0x0U)
- #define **MC33772C_MEAS_CELL1_MEAS_CELL_SHIFT** (0x0U)
- #define **MC33772C_MEAS_CELL1_MEAS_CELL_MASK** (0x7FFFU)
- #define **MC33772C_MEAS_CELL1_MEAS_CELL**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_CELL1_MEAS_CELL_SHIFT) & MC33772C_MEAS_CELL1_MEAS_CELL_MASK)
- #define **MC33772C_MEAS_CELL1_DATA_RDY_SHIFT** (0xFU)
- #define **MC33772C_MEAS_CELL1_DATA_RDY_MASK** (0x8000U)
- #define **MC33772C_MEAS_CELL1_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_CELL1_DATA_RDY_SHIFT) & MC33772C_MEAS_CELL1_DATA_RDY_MASK)
- #define **MC33772C_MEAS_CELL1_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33772C_MEAS_CELL1_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33772C_MEAS_AN6_OFFSET** (0x41U)
- #define **MC33772C_MEAS_AN6_POR_VAL** (0x0U)
- #define **MC33772C_MEAS_AN6_MEAS_AN_SHIFT** (0x0U)
- #define **MC33772C_MEAS_AN6_MEAS_AN_MASK** (0x7FFFU)
- #define **MC33772C_MEAS_AN6_MEAS_AN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_AN6_MEAS_AN_SHIFT) & MC33772C_MEAS_AN6_MEAS_AN_MASK)
- #define **MC33772C_MEAS_AN6_DATA_RDY_SHIFT** (0xFU)
- #define **MC33772C_MEAS_AN6_DATA_RDY_MASK** (0x8000U)
- #define **MC33772C_MEAS_AN6_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_AN6_DATA_RDY_SHIFT) & MC33772C_MEAS_AN6_DATA_RDY_MASK)
- #define **MC33772C_MEAS_AN6_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33772C_MEAS_AN6_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33772C_MEAS_AN5_OFFSET** (0x42U)
- #define **MC33772C_MEAS_AN5_POR_VAL** (0x0U)
- #define **MC33772C_MEAS_AN5_MEAS_AN_SHIFT** (0x0U)

- #define **MC33772C_MEAS_AN5_MEAS_AN_MASK** (0x7FFFU)
- #define **MC33772C_MEAS_AN5_MEAS_AN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_AN5_MEAS_AN_SHIFT) & MC33772C_MEAS_AN5_MEAS_AN_MASK)
- #define **MC33772C_MEAS_AN5_DATA_RDY_SHIFT** (0xFU)
- #define **MC33772C_MEAS_AN5_DATA_RDY_MASK** (0x8000U)
- #define **MC33772C_MEAS_AN5_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_AN5_DATA_RDY_SHIFT) & MC33772C_MEAS_AN5_DATA_RDY_MASK)
- #define **MC33772C_MEAS_AN5_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33772C_MEAS_AN5_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33772C_MEAS_AN4_OFFSET** (0x43U)
- #define **MC33772C_MEAS_AN4_POR_VAL** (0x0U)
- #define **MC33772C_MEAS_AN4_MEAS_AN_SHIFT** (0x0U)
- #define **MC33772C_MEAS_AN4_MEAS_AN_MASK** (0x7FFFU)
- #define **MC33772C_MEAS_AN4_MEAS_AN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_AN4_MEAS_AN_SHIFT) & MC33772C_MEAS_AN4_MEAS_AN_MASK)
- #define **MC33772C_MEAS_AN4_DATA_RDY_SHIFT** (0xFU)
- #define **MC33772C_MEAS_AN4_DATA_RDY_MASK** (0x8000U)
- #define **MC33772C_MEAS_AN4_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_AN4_DATA_RDY_SHIFT) & MC33772C_MEAS_AN4_DATA_RDY_MASK)
- #define **MC33772C_MEAS_AN4_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33772C_MEAS_AN4_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33772C_MEAS_AN3_OFFSET** (0x44U)
- #define **MC33772C_MEAS_AN3_POR_VAL** (0x0U)
- #define **MC33772C_MEAS_AN3_MEAS_AN_SHIFT** (0x0U)
- #define **MC33772C_MEAS_AN3_MEAS_AN_MASK** (0x7FFFU)
- #define **MC33772C_MEAS_AN3_MEAS_AN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_AN3_MEAS_AN_SHIFT) & MC33772C_MEAS_AN3_MEAS_AN_MASK)
- #define **MC33772C_MEAS_AN3_DATA_RDY_SHIFT** (0xFU)
- #define **MC33772C_MEAS_AN3_DATA_RDY_MASK** (0x8000U)
- #define **MC33772C_MEAS_AN3_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_AN3_DATA_RDY_SHIFT) & MC33772C_MEAS_AN3_DATA_RDY_MASK)
- #define **MC33772C_MEAS_AN3_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33772C_MEAS_AN3_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33772C_MEAS_AN2_OFFSET** (0x45U)
- #define **MC33772C_MEAS_AN2_POR_VAL** (0x0U)
- #define **MC33772C_MEAS_AN2_MEAS_AN_SHIFT** (0x0U)
- #define **MC33772C_MEAS_AN2_MEAS_AN_MASK** (0x7FFFU)
- #define **MC33772C_MEAS_AN2_MEAS_AN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_AN2_MEAS_AN_SHIFT) & MC33772C_MEAS_AN2_MEAS_AN_MASK)
- #define **MC33772C_MEAS_AN2_DATA_RDY_SHIFT** (0xFU)
- #define **MC33772C_MEAS_AN2_DATA_RDY_MASK** (0x8000U)
- #define **MC33772C_MEAS_AN2_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_AN2_DATA_RDY_SHIFT) & MC33772C_MEAS_AN2_DATA_RDY_MASK)
- #define **MC33772C_MEAS_AN2_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33772C_MEAS_AN2_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33772C_MEAS_AN1_OFFSET** (0x46U)
- #define **MC33772C_MEAS_AN1_POR_VAL** (0x0U)
- #define **MC33772C_MEAS_AN1_MEAS_AN_SHIFT** (0x0U)
- #define **MC33772C_MEAS_AN1_MEAS_AN_MASK** (0x7FFFU)

- #define **MC33772C_MEAS_AN1_MEAS_AN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_AN1_MEAS_AN_SHIFT) & MC33772C_MEAS_AN1_MEAS_AN_MASK)
- #define **MC33772C_MEAS_AN1_DATA_RDY_SHIFT** (0xFU)
- #define **MC33772C_MEAS_AN1_DATA_RDY_MASK** (0x8000U)
- #define **MC33772C_MEAS_AN1_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_AN1_DATA_RDY_SHIFT) & MC33772C_MEAS_AN1_DATA_RDY_MASK)
- #define **MC33772C_MEAS_AN1_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33772C_MEAS_AN1_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33772C_MEAS_AN0_OFFSET** (0x47U)
- #define **MC33772C_MEAS_AN0_POR_VAL** (0x0U)
- #define **MC33772C_MEAS_AN0_MEAS_AN_SHIFT** (0x0U)
- #define **MC33772C_MEAS_AN0_MEAS_AN_MASK** (0x7FFFU)
- #define **MC33772C_MEAS_AN0_MEAS_AN**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_AN0_MEAS_AN_SHIFT) & MC33772C_MEAS_AN0_MEAS_AN_MASK)
- #define **MC33772C_MEAS_AN0_DATA_RDY_SHIFT** (0xFU)
- #define **MC33772C_MEAS_AN0_DATA_RDY_MASK** (0x8000U)
- #define **MC33772C_MEAS_AN0_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_AN0_DATA_RDY_SHIFT) & MC33772C_MEAS_AN0_DATA_RDY_MASK)
- #define **MC33772C_MEAS_AN0_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33772C_MEAS_AN0_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33772C_MEAS_IC_TEMP_OFFSET** (0x48U)
- #define **MC33772C_MEAS_IC_TEMP_POR_VAL** (0x0U)
- #define **MC33772C_MEAS_IC_TEMP_MEAS_IC_TEMP_SHIFT** (0x0U)
- #define **MC33772C_MEAS_IC_TEMP_MEAS_IC_TEMP_MASK** (0x7FFFU)
- #define **MC33772C_MEAS_IC_TEMP_MEAS_IC_TEMP**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_IC_TEMP_MEAS_IC_TEMP_SHIFT) & MC33772C_MEAS_IC_TEMP_MEAS_IC_TEMP_MASK)
- #define **MC33772C_MEAS_IC_TEMP_DATA_RDY_SHIFT** (0xFU)
- #define **MC33772C_MEAS_IC_TEMP_DATA_RDY_MASK** (0x8000U)
- #define **MC33772C_MEAS_IC_TEMP_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_IC_TEMP_DATA_RDY_SHIFT) & MC33772C_MEAS_IC_TEMP_DATA_RDY_MASK)
- #define **MC33772C_MEAS_IC_TEMP_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33772C_MEAS_IC_TEMP_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33772C_MEAS_VBG_DIAG_ADC1A_OFFSET** (0x49U)
- #define **MC33772C_MEAS_VBG_DIAG_ADC1A_POR_VAL** (0x0U)
- #define **MC33772C_MEAS_VBG_DIAG_ADC1A_MEAS_VBG_DIAG_ADC1A_SHIFT** (0x0U)
- #define **MC33772C_MEAS_VBG_DIAG_ADC1A_MEAS_VBG_DIAG_ADC1A_MASK** (0x7FFFU)
- #define **MC33772C_MEAS_VBG_DIAG_ADC1A_MEAS_VBG_DIAG_ADC1A**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_VBG_DIAG_ADC1A_MEAS_VBG_DIAG_ADC1A_SHIFT) & MC33772C_MEAS_VBG_DIAG_ADC1A_MEAS_VBG_DIAG_ADC1A_MASK)
- #define **MC33772C_MEAS_VBG_DIAG_ADC1A_DATA_RDY_SHIFT** (0xFU)
- #define **MC33772C_MEAS_VBG_DIAG_ADC1A_DATA_RDY_MASK** (0x8000U)
- #define **MC33772C_MEAS_VBG_DIAG_ADC1A_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_VBG_DIAG_ADC1A_DATA_RDY_SHIFT) & MC33772C_MEAS_VBG_DIAG_ADC1A_DATA_RDY_MASK)
- #define **MC33772C_MEAS_VBG_DIAG_ADC1A_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)

- #define **MC33772C_MEAS_VBG_DIAG_ADC1A_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33772C_MEAS_VBG_DIAG_ADC1B_OFFSET** (0x4AU)
- #define **MC33772C_MEAS_VBG_DIAG_ADC1B_POR_VAL** (0x0U)
- #define **MC33772C_MEAS_VBG_DIAG_ADC1B_MEAS_VBG_DIAG_ADC1B_SHIFT** (0x0U)
- #define **MC33772C_MEAS_VBG_DIAG_ADC1B_MEAS_VBG_DIAG_ADC1B_MASK** (0x7FFFU)
- #define **MC33772C_MEAS_VBG_DIAG_ADC1B_MEAS_VBG_DIAG_ADC1B**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_VBG_DIAG_ADC1B_MEAS_VBG_DIAG_ADC1B_SHIFT) & MC33772C_MEAS_VBG_DIAG_ADC1B_MEAS_VBG_DIAG_ADC1B_MASK)
- #define **MC33772C_MEAS_VBG_DIAG_ADC1B_DATA_RDY_SHIFT** (0xFU)
- #define **MC33772C_MEAS_VBG_DIAG_ADC1B_DATA_RDY_MASK** (0x8000U)
- #define **MC33772C_MEAS_VBG_DIAG_ADC1B_DATA_RDY**(x) ((uint16_t)((uint16_t)(x) << MC33772C_MEAS_VBG_DIAG_ADC1B_DATA_RDY_SHIFT) & MC33772C_MEAS_VBG_DIAG_ADC1B_DATA_RDY_MASK)
- #define **MC33772C_MEAS_VBG_DIAG_ADC1B_DATA_RDY_IN_PROGRESS_ENUM_VAL** (0x0U)
- #define **MC33772C_MEAS_VBG_DIAG_ADC1B_DATA_RDY_DATA_RDY_ENUM_VAL** (0x1U)
- #define **MC33772C_TH_ALL_CT_OFFSET** (0x4BU)
- #define **MC33772C_TH_ALL_CT_POR_VAL** (0xD780U)
- #define **MC33772C_TH_ALL_CT_ALL_CT_UV_TH_SHIFT** (0x0U)
- #define **MC33772C_TH_ALL_CT_ALL_CT_UV_TH_MASK** (0xFFU)
- #define **MC33772C_TH_ALL_CT_ALL_CT_UV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_ALL_CT_ALL_CT_UV_TH_SHIFT) & MC33772C_TH_ALL_CT_ALL_CT_UV_TH_MASK)
- #define **MC33772C_TH_ALL_CT_ALL_CT_UV_TH_DEFAULT_ENUM_VAL** (0x80U)
- #define **MC33772C_TH_ALL_CT_ALL_CT_OV_TH_SHIFT** (0x8U)
- #define **MC33772C_TH_ALL_CT_ALL_CT_OV_TH_MASK** (0xFF00U)
- #define **MC33772C_TH_ALL_CT_ALL_CT_OV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_ALL_CT_ALL_CT_OV_TH_SHIFT) & MC33772C_TH_ALL_CT_ALL_CT_OV_TH_MASK)
- #define **MC33772C_TH_ALL_CT_ALL_CT_OV_TH_DEFAULT_ENUM_VAL** (0xD7U)
- #define **MC33772C_TH_CT6_OFFSET** (0x54U)
- #define **MC33772C_TH_CT6_POR_VAL** (0xD780U)
- #define **MC33772C_TH_CT6_CT_UV_TH_SHIFT** (0x0U)
- #define **MC33772C_TH_CT6_CT_UV_TH_MASK** (0xFFU)
- #define **MC33772C_TH_CT6_CT_UV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_CT6_CT_UV_TH_SHIFT) & MC33772C_TH_CT6_CT_UV_TH_MASK)
- #define **MC33772C_TH_CT6_CT_UV_TH_DEFAULT_ENUM_VAL** (0x80U)
- #define **MC33772C_TH_CT6_CT_OV_TH_SHIFT** (0x8U)
- #define **MC33772C_TH_CT6_CT_OV_TH_MASK** (0xFF00U)
- #define **MC33772C_TH_CT6_CT_OV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_CT6_CT_OV_TH_SHIFT) & MC33772C_TH_CT6_CT_OV_TH_MASK)
- #define **MC33772C_TH_CT6_CT_OV_TH_DEFAULT_ENUM_VAL** (0xD7U)
- #define **MC33772C_TH_CT5_OFFSET** (0x55U)
- #define **MC33772C_TH_CT5_POR_VAL** (0xD780U)
- #define **MC33772C_TH_CT5_CT_UV_TH_SHIFT** (0x0U)
- #define **MC33772C_TH_CT5_CT_UV_TH_MASK** (0xFFU)
- #define **MC33772C_TH_CT5_CT_UV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_CT5_CT_UV_TH_SHIFT) & MC33772C_TH_CT5_CT_UV_TH_MASK)
- #define **MC33772C_TH_CT5_CT_UV_TH_DEFAULT_ENUM_VAL** (0x80U)
- #define **MC33772C_TH_CT5_CT_OV_TH_SHIFT** (0x8U)
- #define **MC33772C_TH_CT5_CT_OV_TH_MASK** (0xFF00U)

- #define **MC33772C_TH_CT5_CT_OV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_CT5_CT_OV_TH_SHIFT) & MC33772C_TH_CT5_CT_OV_TH_MASK)
- #define **MC33772C_TH_CT5_CT_OV_TH_DEFAULT_ENUM_VAL** (0xD7U)
- #define **MC33772C_TH_CT4_OFFSET** (0x56U)
- #define **MC33772C_TH_CT4_POR_VAL** (0xD780U)
- #define **MC33772C_TH_CT4_CT_UV_TH_SHIFT** (0x0U)
- #define **MC33772C_TH_CT4_CT_UV_TH_MASK** (0xFFU)
- #define **MC33772C_TH_CT4_CT_UV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_CT4_CT_UV_TH_SHIFT) & MC33772C_TH_CT4_CT_UV_TH_MASK)
- #define **MC33772C_TH_CT4_CT_UV_TH_DEFAULT_ENUM_VAL** (0x80U)
- #define **MC33772C_TH_CT4_CT_OV_TH_SHIFT** (0x8U)
- #define **MC33772C_TH_CT4_CT_OV_TH_MASK** (0xFF00U)
- #define **MC33772C_TH_CT4_CT_OV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_CT4_CT_OV_TH_SHIFT) & MC33772C_TH_CT4_CT_OV_TH_MASK)
- #define **MC33772C_TH_CT4_CT_OV_TH_DEFAULT_ENUM_VAL** (0xD7U)
- #define **MC33772C_TH_CT3_OFFSET** (0x57U)
- #define **MC33772C_TH_CT3_POR_VAL** (0xD780U)
- #define **MC33772C_TH_CT3_CT_UV_TH_SHIFT** (0x0U)
- #define **MC33772C_TH_CT3_CT_UV_TH_MASK** (0xFFU)
- #define **MC33772C_TH_CT3_CT_UV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_CT3_CT_UV_TH_SHIFT) & MC33772C_TH_CT3_CT_UV_TH_MASK)
- #define **MC33772C_TH_CT3_CT_UV_TH_DEFAULT_ENUM_VAL** (0x80U)
- #define **MC33772C_TH_CT3_CT_OV_TH_SHIFT** (0x8U)
- #define **MC33772C_TH_CT3_CT_OV_TH_MASK** (0xFF00U)
- #define **MC33772C_TH_CT3_CT_OV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_CT3_CT_OV_TH_SHIFT) & MC33772C_TH_CT3_CT_OV_TH_MASK)
- #define **MC33772C_TH_CT3_CT_OV_TH_DEFAULT_ENUM_VAL** (0xD7U)
- #define **MC33772C_TH_CT2_OFFSET** (0x58U)
- #define **MC33772C_TH_CT2_POR_VAL** (0xD780U)
- #define **MC33772C_TH_CT2_CT_UV_TH_SHIFT** (0x0U)
- #define **MC33772C_TH_CT2_CT_UV_TH_MASK** (0xFFU)
- #define **MC33772C_TH_CT2_CT_UV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_CT2_CT_UV_TH_SHIFT) & MC33772C_TH_CT2_CT_UV_TH_MASK)
- #define **MC33772C_TH_CT2_CT_UV_TH_DEFAULT_ENUM_VAL** (0x80U)
- #define **MC33772C_TH_CT2_CT_OV_TH_SHIFT** (0x8U)
- #define **MC33772C_TH_CT2_CT_OV_TH_MASK** (0xFF00U)
- #define **MC33772C_TH_CT2_CT_OV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_CT2_CT_OV_TH_SHIFT) & MC33772C_TH_CT2_CT_OV_TH_MASK)
- #define **MC33772C_TH_CT2_CT_OV_TH_DEFAULT_ENUM_VAL** (0xD7U)
- #define **MC33772C_TH_CT1_OFFSET** (0x59U)
- #define **MC33772C_TH_CT1_POR_VAL** (0xD780U)
- #define **MC33772C_TH_CT1_CT_UV_TH_SHIFT** (0x0U)
- #define **MC33772C_TH_CT1_CT_UV_TH_MASK** (0xFFU)
- #define **MC33772C_TH_CT1_CT_UV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_CT1_CT_UV_TH_SHIFT) & MC33772C_TH_CT1_CT_UV_TH_MASK)
- #define **MC33772C_TH_CT1_CT_UV_TH_DEFAULT_ENUM_VAL** (0x80U)
- #define **MC33772C_TH_CT1_CT_OV_TH_SHIFT** (0x8U)
- #define **MC33772C_TH_CT1_CT_OV_TH_MASK** (0xFF00U)
- #define **MC33772C_TH_CT1_CT_OV_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_CT1_CT_OV_TH_SHIFT) & MC33772C_TH_CT1_CT_OV_TH_MASK)
- #define **MC33772C_TH_CT1_CT_OV_TH_DEFAULT_ENUM_VAL** (0xD7U)
- #define **MC33772C_TH_AN6_OT_OFFSET** (0x5AU)
- #define **MC33772C_TH_AN6_OT_POR_VAL** (0xEDU)
- #define **MC33772C_TH_AN6_OT_AN_OT_TH_SHIFT** (0x0U)
- #define **MC33772C_TH_AN6_OT_AN_OT_TH_MASK** (0x3FFU)

- #define **MC33772C_TH_AN6_OT_AN_OT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_AN6_OT_AN_OT_TH_SHIFT) & MC33772C_TH_AN6_OT_AN_OT_TH_MASK)
- #define **MC33772C_TH_AN6_OT_AN_OT_TH_DEFAULT_ENUM_VAL** (0xEDU)
- #define **MC33772C_TH_AN5_OT_OFFSET** (0x5BU)
- #define **MC33772C_TH_AN5_OT_POR_VAL** (0xEDU)
- #define **MC33772C_TH_AN5_OT_AN_OT_TH_SHIFT** (0x0U)
- #define **MC33772C_TH_AN5_OT_AN_OT_TH_MASK** (0x3FFU)
- #define **MC33772C_TH_AN5_OT_AN_OT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_AN5_OT_AN_OT_TH_SHIFT) & MC33772C_TH_AN5_OT_AN_OT_TH_MASK)
- #define **MC33772C_TH_AN5_OT_AN_OT_TH_DEFAULT_ENUM_VAL** (0xEDU)
- #define **MC33772C_TH_AN4_OT_OFFSET** (0x5CU)
- #define **MC33772C_TH_AN4_OT_POR_VAL** (0xEDU)
- #define **MC33772C_TH_AN4_OT_AN_OT_TH_SHIFT** (0x0U)
- #define **MC33772C_TH_AN4_OT_AN_OT_TH_MASK** (0x3FFU)
- #define **MC33772C_TH_AN4_OT_AN_OT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_AN4_OT_AN_OT_TH_SHIFT) & MC33772C_TH_AN4_OT_AN_OT_TH_MASK)
- #define **MC33772C_TH_AN4_OT_AN_OT_TH_DEFAULT_ENUM_VAL** (0xEDU)
- #define **MC33772C_TH_AN3_OT_OFFSET** (0x5DU)
- #define **MC33772C_TH_AN3_OT_POR_VAL** (0xEDU)
- #define **MC33772C_TH_AN3_OT_AN_OT_TH_SHIFT** (0x0U)
- #define **MC33772C_TH_AN3_OT_AN_OT_TH_MASK** (0x3FFU)
- #define **MC33772C_TH_AN3_OT_AN_OT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_AN3_OT_AN_OT_TH_SHIFT) & MC33772C_TH_AN3_OT_AN_OT_TH_MASK)
- #define **MC33772C_TH_AN3_OT_AN_OT_TH_DEFAULT_ENUM_VAL** (0xEDU)
- #define **MC33772C_TH_AN2_OT_OFFSET** (0x5EU)
- #define **MC33772C_TH_AN2_OT_POR_VAL** (0xEDU)
- #define **MC33772C_TH_AN2_OT_AN_OT_TH_SHIFT** (0x0U)
- #define **MC33772C_TH_AN2_OT_AN_OT_TH_MASK** (0x3FFU)
- #define **MC33772C_TH_AN2_OT_AN_OT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_AN2_OT_AN_OT_TH_SHIFT) & MC33772C_TH_AN2_OT_AN_OT_TH_MASK)
- #define **MC33772C_TH_AN2_OT_AN_OT_TH_DEFAULT_ENUM_VAL** (0xEDU)
- #define **MC33772C_TH_AN1_OT_OFFSET** (0x5FU)
- #define **MC33772C_TH_AN1_OT_POR_VAL** (0xEDU)
- #define **MC33772C_TH_AN1_OT_AN_OT_TH_SHIFT** (0x0U)
- #define **MC33772C_TH_AN1_OT_AN_OT_TH_MASK** (0x3FFU)
- #define **MC33772C_TH_AN1_OT_AN_OT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_AN1_OT_AN_OT_TH_SHIFT) & MC33772C_TH_AN1_OT_AN_OT_TH_MASK)
- #define **MC33772C_TH_AN1_OT_AN_OT_TH_DEFAULT_ENUM_VAL** (0xEDU)
- #define **MC33772C_TH_AN0_OT_OFFSET** (0x60U)
- #define **MC33772C_TH_AN0_OT_POR_VAL** (0xEDU)
- #define **MC33772C_TH_AN0_OT_AN_OT_TH_SHIFT** (0x0U)
- #define **MC33772C_TH_AN0_OT_AN_OT_TH_MASK** (0x3FFU)
- #define **MC33772C_TH_AN0_OT_AN_OT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_AN0_OT_AN_OT_TH_SHIFT) & MC33772C_TH_AN0_OT_AN_OT_TH_MASK)
- #define **MC33772C_TH_AN0_OT_AN_OT_TH_DEFAULT_ENUM_VAL** (0xEDU)
- #define **MC33772C_TH_AN6_UT_OFFSET** (0x61U)
- #define **MC33772C_TH_AN6_UT_POR_VAL** (0x30EU)
- #define **MC33772C_TH_AN6_UT_AN_UT_TH_SHIFT** (0x0U)
- #define **MC33772C_TH_AN6_UT_AN_UT_TH_MASK** (0x3FFU)

- #define **MC33772C_TH_AN6_UT_AN_UT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_AN6_UT_AN_UT_TH_SHIFT) & MC33772C_TH_AN6_UT_AN_UT_TH_MASK)
- #define **MC33772C_TH_AN6_UT_AN_UT_TH_DEFAULT_ENUM_VAL** (0x30EU)
- #define **MC33772C_TH_AN5_UT_OFFSET** (0x62U)
- #define **MC33772C_TH_AN5_UT_POR_VAL** (0x30EU)
- #define **MC33772C_TH_AN5_UT_AN_UT_TH_SHIFT** (0x0U)
- #define **MC33772C_TH_AN5_UT_AN_UT_TH_MASK** (0x3FFU)
- #define **MC33772C_TH_AN5_UT_AN_UT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_AN5_UT_AN_UT_TH_SHIFT) & MC33772C_TH_AN5_UT_AN_UT_TH_MASK)
- #define **MC33772C_TH_AN5_UT_AN_UT_TH_DEFAULT_ENUM_VAL** (0x30EU)
- #define **MC33772C_TH_AN4_UT_OFFSET** (0x63U)
- #define **MC33772C_TH_AN4_UT_POR_VAL** (0x30EU)
- #define **MC33772C_TH_AN4_UT_AN_UT_TH_SHIFT** (0x0U)
- #define **MC33772C_TH_AN4_UT_AN_UT_TH_MASK** (0x3FFU)
- #define **MC33772C_TH_AN4_UT_AN_UT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_AN4_UT_AN_UT_TH_SHIFT) & MC33772C_TH_AN4_UT_AN_UT_TH_MASK)
- #define **MC33772C_TH_AN4_UT_AN_UT_TH_DEFAULT_ENUM_VAL** (0x30EU)
- #define **MC33772C_TH_AN3_UT_OFFSET** (0x64U)
- #define **MC33772C_TH_AN3_UT_POR_VAL** (0x30EU)
- #define **MC33772C_TH_AN3_UT_AN_UT_TH_SHIFT** (0x0U)
- #define **MC33772C_TH_AN3_UT_AN_UT_TH_MASK** (0x3FFU)
- #define **MC33772C_TH_AN3_UT_AN_UT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_AN3_UT_AN_UT_TH_SHIFT) & MC33772C_TH_AN3_UT_AN_UT_TH_MASK)
- #define **MC33772C_TH_AN3_UT_AN_UT_TH_DEFAULT_ENUM_VAL** (0x30EU)
- #define **MC33772C_TH_AN2_UT_OFFSET** (0x65U)
- #define **MC33772C_TH_AN2_UT_POR_VAL** (0x30EU)
- #define **MC33772C_TH_AN2_UT_AN_UT_TH_SHIFT** (0x0U)
- #define **MC33772C_TH_AN2_UT_AN_UT_TH_MASK** (0x3FFU)
- #define **MC33772C_TH_AN2_UT_AN_UT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_AN2_UT_AN_UT_TH_SHIFT) & MC33772C_TH_AN2_UT_AN_UT_TH_MASK)
- #define **MC33772C_TH_AN2_UT_AN_UT_TH_DEFAULT_ENUM_VAL** (0x30EU)
- #define **MC33772C_TH_AN1_UT_OFFSET** (0x66U)
- #define **MC33772C_TH_AN1_UT_POR_VAL** (0x30EU)
- #define **MC33772C_TH_AN1_UT_AN_UT_TH_SHIFT** (0x0U)
- #define **MC33772C_TH_AN1_UT_AN_UT_TH_MASK** (0x3FFU)
- #define **MC33772C_TH_AN1_UT_AN_UT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_AN1_UT_AN_UT_TH_SHIFT) & MC33772C_TH_AN1_UT_AN_UT_TH_MASK)
- #define **MC33772C_TH_AN1_UT_AN_UT_TH_DEFAULT_ENUM_VAL** (0x30EU)
- #define **MC33772C_TH_AN0_UT_OFFSET** (0x67U)
- #define **MC33772C_TH_AN0_UT_POR_VAL** (0x30EU)
- #define **MC33772C_TH_AN0_UT_AN_UT_TH_SHIFT** (0x0U)
- #define **MC33772C_TH_AN0_UT_AN_UT_TH_MASK** (0x3FFU)
- #define **MC33772C_TH_AN0_UT_AN_UT_TH**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_AN0_UT_AN_UT_TH_SHIFT) & MC33772C_TH_AN0_UT_AN_UT_TH_MASK)
- #define **MC33772C_TH_AN0_UT_AN_UT_TH_DEFAULT_ENUM_VAL** (0x30EU)
- #define **MC33772C_TH_ISENSE_OC_OFFSET** (0x68U)
- #define **MC33772C_TH_ISENSE_OC_POR_VAL** (0x0U)
- #define **MC33772C_TH_ISENSE_OC_TH_ISENSE_OC_SHIFT** (0x0U)
- #define **MC33772C_TH_ISENSE_OC_TH_ISENSE_OC_MASK** (0xFFFU)

- #define **MC33772C_TH_ISENSE_OC_TH_ISENSE_OC**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_ISENSE_OC_TH_ISENSE_OC_SHIFT) & MC33772C_TH_ISENSE_OC_TH_ISENSE_OC_MASK)
- #define **MC33772C_TH_COULOMB_CNT_MSB_OFFSET** (0x69U)
- #define **MC33772C_TH_COULOMB_CNT_MSB_POR_VAL** (0x0U)
- #define **MC33772C_TH_COULOMB_CNT_MSB_TH_COULOMB_CNT_MSB_SHIFT** (0x0U)
- #define **MC33772C_TH_COULOMB_CNT_MSB_TH_COULOMB_CNT_MSB_MASK** (0xFFFFU)
- #define **MC33772C_TH_COULOMB_CNT_MSB_TH_COULOMB_CNT_MSB**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_COULOMB_CNT_MSB_TH_COULOMB_CNT_MSB_SHIFT) & MC33772C_TH_COULOMB_CNT_MSB_TH_COULOMB_CNT_MSB_MASK)
- #define **MC33772C_TH_COULOMB_CNT_LSB_OFFSET** (0x6AU)
- #define **MC33772C_TH_COULOMB_CNT_LSB_POR_VAL** (0x0U)
- #define **MC33772C_TH_COULOMB_CNT_LSB_TH_COULOMB_CNT_LSB_SHIFT** (0x0U)
- #define **MC33772C_TH_COULOMB_CNT_LSB_TH_COULOMB_CNT_LSB_MASK** (0xFFFFU)
- #define **MC33772C_TH_COULOMB_CNT_LSB_TH_COULOMB_CNT_LSB**(x) ((uint16_t)((uint16_t)(x) << MC33772C_TH_COULOMB_CNT_LSB_TH_COULOMB_CNT_LSB_SHIFT) & MC33772C_TH_COULOMB_CNT_LSB_TH_COULOMB_CNT_LSB_MASK)
- #define **MC33772C_SILICON_REV_OFFSET** (0x6BU)
- #define **MC33772C_SILICON_REV_POR_VAL** (0x0U)
- #define **MC33772C_SILICON_REV_MREV_SHIFT** (0x0U)
- #define **MC33772C_SILICON_REV_MREV_MASK** (0x7U)
- #define **MC33772C_SILICON_REV_MREV**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SILICON_REV_MREV_SHIFT) & MC33772C_SILICON_REV_MREV_MASK)
- #define **MC33772C_SILICON_REV_FREV_SHIFT** (0x3U)
- #define **MC33772C_SILICON_REV_FREV_MASK** (0x38U)
- #define **MC33772C_SILICON_REV_FREV**(x) ((uint16_t)((uint16_t)(x) << MC33772C_SILICON_REV_FREV_SHIFT) & MC33772C_SILICON_REV_FREV_MASK)
- #define **MC33772C_EEPROM_CTRL_OFFSET** (0x6CU)
- #define **MC33772C_EEPROM_CTRL_POR_VAL** (0x0U)
- #define **MC33772C_EEPROM_CTRL_READ_DATA_SHIFT** (0x0U)
- #define **MC33772C_EEPROM_CTRL_READ_DATA_MASK** (0xFFU)
- #define **MC33772C_EEPROM_CTRL_READ_DATA**(x) ((uint16_t)((uint16_t)(x) << MC33772C_EEPROM_CTRL_READ_DATA_SHIFT) & MC33772C_EEPROM_CTRL_READ_DATA_MASK)
- #define **MC33772C_EEPROM_CTRL_DATA_TO_WRITE_SHIFT** (0x0U)
- #define **MC33772C_EEPROM_CTRL_DATA_TO_WRITE_MASK** (0xFFU)
- #define **MC33772C_EEPROM_CTRL_DATA_TO_WRITE**(x) ((uint16_t)((uint16_t)(x) << MC33772C_EEPROM_CTRL_DATA_TO_WRITE_SHIFT) & MC33772C_EEPROM_CTRL_DATA_TO_WRITE_MASK)
- #define **MC33772C_EEPROM_CTRL_EEPROM_ADD_SHIFT** (0x8U)
- #define **MC33772C_EEPROM_CTRL_EEPROM_ADD_MASK** (0x7F00U)
- #define **MC33772C_EEPROM_CTRL_EEPROM_ADD**(x) ((uint16_t)((uint16_t)(x) << MC33772C_EEPROM_CTRL_EEPROM_ADD_SHIFT) & MC33772C_EEPROM_CTRL_EEPROM_ADD_MASK)
- #define **MC33772C_EEPROM_CTRL_EE_PRESENT_SHIFT** (0xDU)
- #define **MC33772C_EEPROM_CTRL_EE_PRESENT_MASK** (0x2000U)
- #define **MC33772C_EEPROM_CTRL_EE_PRESENT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_EEPROM_CTRL_EE_PRESENT_SHIFT) & MC33772C_EEPROM_CTRL_EE_PRESENT_MASK)
- #define **MC33772C_EEPROM_CTRL_EE_PRESENT_NOT_DETECTED_ENUM_VAL** (0x0U)

- #define **MC33772C_EEPROM_CTRL_EE_PRESENT_DETECTED_ENUM_VAL** (0x1U)
- #define **MC33772C_EEPROM_CTRL_ERROR_SHIFT** (0xEU)
- #define **MC33772C_EEPROM_CTRL_ERROR_MASK** (0x4000U)
- #define **MC33772C_EEPROM_CTRL_ERROR**(x) ((uint16_t)((uint16_t)(x) << MC33772C_EEPROM_CTRL_ERROR_SHIFT) & MC33772C_EEPROM_CTRL_ERROR_MASK)
- #define **MC33772C_EEPROM_CTRL_ERROR_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33772C_EEPROM_CTRL_ERROR_ERROR_ENUM_VAL** (0x1U)
- #define **MC33772C_EEPROM_CTRL_BUSY_SHIFT** (0xFU)
- #define **MC33772C_EEPROM_CTRL_BUSY_MASK** (0x8000U)
- #define **MC33772C_EEPROM_CTRL_BUSY**(x) ((uint16_t)((uint16_t)(x) << MC33772C_EEPROM_CTRL_BUSY_SHIFT) & MC33772C_EEPROM_CTRL_BUSY_MASK)
- #define **MC33772C_EEPROM_CTRL_BUSY_COMPLETED_ENUM_VAL** (0x0U)
- #define **MC33772C_EEPROM_CTRL_BUSY_IN_PROGRESS_ENUM_VAL** (0x1U)
- #define **MC33772C_EEPROM_CTRL_R_W_SHIFT** (0xFU)
- #define **MC33772C_EEPROM_CTRL_R_W_MASK** (0x8000U)
- #define **MC33772C_EEPROM_CTRL_R_W**(x) ((uint16_t)((uint16_t)(x) << MC33772C_EEPROM_CTRL_R_W_SHIFT) & MC33772C_EEPROM_CTRL_R_W_MASK)
- #define **MC33772C_EEPROM_CTRL_R_W_WRITE_ENUM_VAL** (0x0U)
- #define **MC33772C_EEPROM_CTRL_R_W_READ_ENUM_VAL** (0x1U)
- #define **MC33772C_DED_ENCODE1_OFFSET** (0x6DU)
- #define **MC33772C_DED_ENCODE1_POR_VAL** (0x0U)
- #define **MC33772C_DED_ENCODE1_DED_HAMMING_COUT1_23_8_SHIFT** (0x0U)
- #define **MC33772C_DED_ENCODE1_DED_HAMMING_COUT1_23_8_MASK** (0xFFFFU)
- #define **MC33772C_DED_ENCODE1_DED_HAMMING_COUT1_23_8**(x) ((uint16_t)((uint16_t)(x) << MC33772C_DED_ENCODE1_DED_HAMMING_COUT1_23_8_SHIFT) & MC33772C_DED_ENCODE1_DED_HAMMING_COUT1_23_8_MASK)
- #define **MC33772C_DED_ENCODE2_OFFSET** (0x6EU)
- #define **MC33772C_DED_ENCODE2_POR_VAL** (0x0U)
- #define **MC33772C_DED_ENCODE2_DED_HAMMING_COUT_1_7_0_SHIFT** (0x8U)
- #define **MC33772C_DED_ENCODE2_DED_HAMMING_COUT_1_7_0_MASK** (0xFF00U)
- #define **MC33772C_DED_ENCODE2_DED_HAMMING_COUT_1_7_0**(x) ((uint16_t)((uint16_t)(x) << MC33772C_DED_ENCODE2_DED_HAMMING_COUT_1_7_0_SHIFT) & MC33772C_DED_ENCODE2_DED_HAMMING_COUT_1_7_0_MASK)
- #define **MC33772C_FUSE_MIRROR_DATA_OFFSET** (0x6FU)
- #define **MC33772C_FUSE_MIRROR_DATA_POR_VAL** (0x0U)
- #define **MC33772C_FUSE_MIRROR_DATA_FMR_DATA_SHIFT** (0x0U)
- #define **MC33772C_FUSE_MIRROR_DATA_FMR_DATA_MASK** (0xFFFFU)
- #define **MC33772C_FUSE_MIRROR_DATA_FMR_DATA**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FUSE_MIRROR_DATA_FMR_DATA_SHIFT) & MC33772C_FUSE_MIRROR_DATA_FMR_DATA_MASK)
- #define **MC33772C_FUSE_MIRROR_CNTL_OFFSET** (0x70U)
- #define **MC33772C_FUSE_MIRROR_CNTL_POR_VAL** (0x0U)
- #define **MC33772C_FUSE_MIRROR_CNTL_FST_ST_SHIFT** (0x0U)
- #define **MC33772C_FUSE_MIRROR_CNTL_FST_ST_MASK** (0x7U)
- #define **MC33772C_FUSE_MIRROR_CNTL_FST_ST**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FUSE_MIRROR_CNTL_FST_ST_SHIFT) & MC33772C_FUSE_MIRROR_CNTL_FST_ST_MASK)
- #define **MC33772C_FUSE_MIRROR_CNTL_FST_SHIFT** (0x0U)
- #define **MC33772C_FUSE_MIRROR_CNTL_FST_MASK** (0x7U)
- #define **MC33772C_FUSE_MIRROR_CNTL_FST**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FUSE_MIRROR_CNTL_FST_SHIFT) & MC33772C_FUSE_MIRROR_CNTL_FST_MASK)
- #define **MC33772C_FUSE_MIRROR_CNTL_FST_SPI_WRITE_ENABLE_ENUM_VAL** (0x0U)
- #define **MC33772C_FUSE_MIRROR_CNTL_FST_LP_ENUM_VAL** (0x4U)

- #define **MC33772C_FUSE_MIRROR_CNTL_FSTM_SHIFT** (0x3U)
- #define **MC33772C_FUSE_MIRROR_CNTL_FSTM_MASK** (0x8U)
- #define **MC33772C_FUSE_MIRROR_CNTL_FSTM**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FUSE_MIRROR_CNTL_FSTM_SHIFT) & MC33772C_FUSE_MIRROR_CNTL_FSTM_MASK)
- #define **MC33772C_FUSE_MIRROR_CNTL_FSTM_LOCKED_ENUM_VAL** (0x0U)
- #define **MC33772C_FUSE_MIRROR_CNTL_FSTM_UNLOCKED_ENUM_VAL** (0x1U)
- #define **MC33772C_FUSE_MIRROR_CNTL_FMR_ADDR_SHIFT** (0x8U)
- #define **MC33772C_FUSE_MIRROR_CNTL_FMR_ADDR_MASK** (0x1F00U)
- #define **MC33772C_FUSE_MIRROR_CNTL_FMR_ADDR**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FUSE_MIRROR_CNTL_FMR_ADDR_SHIFT) & MC33772C_FUSE_MIRROR_CNTL_FMR_ADDR_MASK)
- #define **MC33772C_FUSE_MIRROR_CNTL_SEC_ERR_FLT_SHIFT** (0xFU)
- #define **MC33772C_FUSE_MIRROR_CNTL_SEC_ERR_FLT_MASK** (0x8000U)
- #define **MC33772C_FUSE_MIRROR_CNTL_SEC_ERR_FLT**(x) ((uint16_t)((uint16_t)(x) << MC33772C_FUSE_MIRROR_CNTL_SEC_ERR_FLT_SHIFT) & MC33772C_FUSE_MIRROR_CNTL_SEC_ERR_FLT_MASK)
- #define **MC33772C_FUSE_MIRROR_CNTL_SEC_ERR_FLT_NO_ERROR_ENUM_VAL** (0x0U)
- #define **MC33772C_FUSE_MIRROR_CNTL_SEC_ERR_FLT_ERROR_ENUM_VAL** (0x1U)

Detailed Description

Register map for MC33772C device.

Index

bcc.c
  BCC_EEPROM_READ_TIMEOUT_US, 41
  BCC_EEPROM_WRITE_TIMEOUT_US, 42
bcc.h
  BCC_IS_CELL_CONN, 48
  BCC_IS_IN_RANGE, 49
  BCC_MAX_CELLS_DEV, 49
  BCC_MEAS_CNT, 49
bcc/bcc.c, 38
bcc/bcc.h, 43
bcc/bcc_communication.c, 50
bcc/bcc_communication.h, 52
bcc/bcc_utils.h, 53
bcc/MC33771C.h, 59
bcc/MC33772C.h, 130
BCC_AVG_1
  Enum_group, 6
BCC_AVG_128
  Enum_group, 6
BCC_AVG_16
  Enum_group, 6
BCC_AVG_2
  Enum_group, 6
BCC_AVG_256
  Enum_group, 6
BCC_AVG_32
  Enum_group, 6
BCC_AVG_4
  Enum_group, 6
BCC_AVG_64
  Enum_group, 6
BCC_AVG_8
  Enum_group, 6
bcc_avg_t
  Enum_group, 6
BCC_CB_Enable
  Function_group, 17
BCC_CB_Pause
  Function_group, 18
BCC_CB_SetIndividual
  Function_group, 18
bcc_cc_data_t, 34
  ccAccumulator, 34
  nbSamples, 34
BCC_CID_DEV1
  Enum_group, 7
BCC_CID_DEV10
  Enum_group, 7
BCC_CID_DEV11
  Enum_group, 7
BCC_CID_DEV12
  Enum_group, 7
BCC_CID_DEV13
  Enum_group, 7
BCC_CID_DEV14
  Enum_group, 7
BCC_CID_DEV15
  Enum_group, 7
BCC_CID_DEV16
  Enum_group, 7
BCC_CID_DEV17
  Enum_group, 7
BCC_CID_DEV18
  Enum_group, 7
BCC_CID_DEV19
  Enum_group, 7
BCC_CID_DEV2
  Enum_group, 7
BCC_CID_DEV20
  Enum_group, 8
BCC_CID_DEV21
  Enum_group, 8
BCC_CID_DEV22
  Enum_group, 8
BCC_CID_DEV23
  Enum_group, 8
BCC_CID_DEV24
  Enum_group, 8
BCC_CID_DEV25
  Enum_group, 8
BCC_CID_DEV26
  Enum_group, 8
BCC_CID_DEV27
  Enum_group, 8
BCC_CID_DEV28
  Enum_group, 8
BCC_CID_DEV29
  Enum_group, 8
BCC_CID_DEV3
  Enum_group, 7
BCC_CID_DEV30
  Enum_group, 8
BCC_CID_DEV31
  Enum_group, 8
BCC_CID_DEV32
  Enum_group, 8
BCC_CID_DEV33
  Enum_group, 8
BCC_CID_DEV34
  Enum_group, 8
BCC_CID_DEV35
  Enum_group, 8
BCC_CID_DEV36
  Enum_group, 8
BCC_CID_DEV37
  Enum_group, 8
BCC_CID_DEV38
  Enum_group, 8
BCC_CID_DEV39
  Enum_group, 8

BCC_CID_DEV4
Enum_group, 7
BCC_CID_DEV40
Enum_group, 8
BCC_CID_DEV41
Enum_group, 8
BCC_CID_DEV42
Enum_group, 8
BCC_CID_DEV43
Enum_group, 8
BCC_CID_DEV44
Enum_group, 9
BCC_CID_DEV45
Enum_group, 9
BCC_CID_DEV46
Enum_group, 9
BCC_CID_DEV47
Enum_group, 9
BCC_CID_DEV48
Enum_group, 9
BCC_CID_DEV49
Enum_group, 9
BCC_CID_DEV5
Enum_group, 7
BCC_CID_DEV50
Enum_group, 9
BCC_CID_DEV51
Enum_group, 9
BCC_CID_DEV52
Enum_group, 9
BCC_CID_DEV53
Enum_group, 9
BCC_CID_DEV54
Enum_group, 9
BCC_CID_DEV55
Enum_group, 9
BCC_CID_DEV56
Enum_group, 9
BCC_CID_DEV57
Enum_group, 9
BCC_CID_DEV58
Enum_group, 9
BCC_CID_DEV59
Enum_group, 9
BCC_CID_DEV6
Enum_group, 7
BCC_CID_DEV60
Enum_group, 9
BCC_CID_DEV61
Enum_group, 9
BCC_CID_DEV62
Enum_group, 9
BCC_CID_DEV63
Enum_group, 9
BCC_CID_DEV7
Enum_group, 7
BCC_CID_DEV8
Enum_group, 7
BCC_CID_DEV9
Enum_group, 7
bcc_cid_t
Enum_group, 6
BCC_CID_UNASSIG
Enum_group, 7
BCC_CMD_NOOP
bcc_communication.c, 51
bcc_communication.c
BCC_CMD_NOOP, 51
BCC_GET_MSG_DATA, 51
BCC_INC_MSG_CNTR, 51
BCC_IS_NULL_RESP, 51
BCC_DEVICE_MC33771C
Enum_group, 10
BCC_DEVICE_MC33772C
Enum_group, 10
bcc_device_t
Enum_group, 9
bcc_drv_config_t, 35
cellCnt, 35
commMode, 35
device, 35
devicesCnt, 35
drvData, 35
drvInstance, 35
loopBack, 35
bcc_drv_data_t, 37
cellMap, 37
msgCntr, 37
rxBuf, 37
BCC_EEPROM_Read
Function_group, 18
BCC_EEPROM_READ_TIMEOUT_US
bcc.c, 41
BCC_EEPROM_Write
Function_group, 19
BCC_EEPROM_WRITE_TIMEOUT_US
bcc.c, 42
BCC_Fault_ClearStatus
Function_group, 19
BCC_Fault_GetStatus
Function_group, 19
bcc_fault_status_t
Enum_group, 10
BCC_FS_AN_OT_UT
Enum_group, 10
BCC_FS_CB_OPEN
Enum_group, 10
BCC_FS_CB_SHORT
Enum_group, 10
BCC_FS_CELL_OV
Enum_group, 10
BCC_FS_CELL_UV
Enum_group, 10
BCC_FS_COMM
Enum_group, 10
BCC_FS_FAULT1
Enum_group, 10
BCC_FS_FAULT2
Enum_group, 10
BCC_FS_FAULT3

Enum_group, 10
BCC_FS_GPIO_SHORT
Enum_group, 10
BCC_FS_GPIO_STATUS
Enum_group, 10
BCC_FuseMirror_Read
Function_group, 20
BCC_FuseMirror_Write
Function_group, 20
BCC_GET_ADC2_OFFSET
bcc_utils.h, 54
BCC_GET_COULOMB_CNT
bcc_utils.h, 54
BCC_GET_IC_TEMP_C
bcc_utils.h, 54
BCC_GET_IC_TEMP_F
bcc_utils.h, 55
BCC_GET_IC_TEMP_K
bcc_utils.h, 55
BCC_GET_ISENSE_AMP
bcc_utils.h, 55
BCC_GET_ISENSE_RAW
bcc_utils.h, 55
BCC_GET_ISENSE_RAW_SIGN
bcc_utils.h, 56
BCC_GET_ISENSE_VOLT
bcc_utils.h, 56
BCC_GET_MEAS_RAW
bcc_utils.h, 56
BCC_GET_MSG_DATA
bcc_communication.c, 51
BCC_GET_STACK_VOLT
bcc_utils.h, 56
BCC_GET_TH_ANX
bcc_utils.h, 56
BCC_GET_TH_COULOMB_CNT_LSB
bcc_utils.h, 57
BCC_GET_TH_COULOMB_CNT_MSB
bcc_utils.h, 57
BCC_GET_TH_CTX
bcc_utils.h, 57
BCC_GET_TH_ISENSE_OC
bcc_utils.h, 57
BCC_GET_VOLT
bcc_utils.h, 57
BCC_GPIO_ReadPin
Function_group, 20
BCC_GPIO_SetMode
Function_group, 20
BCC_GPIO_SetOutput
Function_group, 21
BCC_GUID_Read
Function_group, 21
BCC_HardwareReset
Function_group, 21
BCC_INC_MSG_CNTR
bcc_communication.c, 51
BCC_Init
Function_group, 21
BCC_IS_CELL_CONN
bcc.h, 48
BCC_IS_IN_RANGE
bcc.h, 49
BCC_IS_NULL_RESP
bcc_communication.c, 51
BCC_MAX_CELLS_DEV
bcc.h, 49
BCC_MCU_Assert
Function_group, 22
BCC_MCU_ReadIntbPin
Function_group, 22
BCC_MCU_StartTimeout
Function_group, 22
BCC_MCU_TimeoutExpired
Function_group, 22
BCC_MCU_TransferSpi
Function_group, 23
BCC_MCU_TransferTpl
Function_group, 23
BCC_MCU_WaitMs
Function_group, 23
BCC_MCU_WaitUs
Function_group, 24
BCC_MCU_WriteCsbPin
Function_group, 24
BCC_MCU_WriteEnPin
Function_group, 24
BCC_MCU_WriteRstPin
Function_group, 24
BCC_MEAS_CNT
bcc.h, 49
BCC_Meas_GetAnVoltage
Function_group, 24
BCC_Meas_GetAnVoltages
Function_group, 25
BCC_Meas_GetCellVoltage
Function_group, 25
BCC_Meas_GetCellVoltages
Function_group, 25
BCC_Meas_GetCoulombCounter
Function_group, 26
BCC_Meas_GetIcTemperature
Function_group, 26
BCC_Meas_GetIsenseVoltage
Function_group, 26
BCC_Meas_GetRawValues
Function_group, 26
BCC_Meas_GetStackVoltage
Function_group, 27
BCC_Meas_IsConverting
Function_group, 27
BCC_Meas_StartAndWait
Function_group, 27
BCC_Meas_StartConversion
Function_group, 27
BCC_Meas_StartConversionGlobal
Function_group, 28
bcc_measurements_t
Enum_group, 10
BCC_MODE_SPI

Enum_group, 12
bcc_mode_t
Enum_group, 12
BCC_MODE_TPL
Enum_group, 12
BCC_MSR_AN0
Enum_group, 12
BCC_MSR_AN1
Enum_group, 11
BCC_MSR_AN2
Enum_group, 11
BCC_MSR_AN3
Enum_group, 11
BCC_MSR_AN4
Enum_group, 11
BCC_MSR_AN5
Enum_group, 11
BCC_MSR_AN6
Enum_group, 11
BCC_MSR_CC_NB_SAMPLES
Enum_group, 10
BCC_MSR_CELL_VOLT1
Enum_group, 11
BCC_MSR_CELL_VOLT10
Enum_group, 11
BCC_MSR_CELL_VOLT11
Enum_group, 11
BCC_MSR_CELL_VOLT12
Enum_group, 11
BCC_MSR_CELL_VOLT13
Enum_group, 11
BCC_MSR_CELL_VOLT14
Enum_group, 11
BCC_MSR_CELL_VOLT2
Enum_group, 11
BCC_MSR_CELL_VOLT3
Enum_group, 11
BCC_MSR_CELL_VOLT4
Enum_group, 11
BCC_MSR_CELL_VOLT5
Enum_group, 11
BCC_MSR_CELL_VOLT6
Enum_group, 11
BCC_MSR_CELL_VOLT7
Enum_group, 11
BCC_MSR_CELL_VOLT8
Enum_group, 11
BCC_MSR_CELL_VOLT9
Enum_group, 11
BCC_MSR_COULOMB_CNT1
Enum_group, 10
BCC_MSR_COULOMB_CNT2
Enum_group, 10
BCC_MSR_ICTEMP
Enum_group, 12
BCC_MSR_ISENSE1
Enum_group, 11
BCC_MSR_ISENSE2
Enum_group, 11
BCC_MSR_STACK_VOLT
Enum_group, 11
BCC_MSR_VBGADC1A
Enum_group, 12
BCC_MSR_VBGADC1B
Enum_group, 12
BCC_PIN_ANALOG_IN_ABS
Enum_group, 12
BCC_PIN_ANALOG_IN_RATIO
Enum_group, 12
BCC_PIN_CONVERT_TR_IN
Enum_group, 12
BCC_PIN_DIGITAL_IN
Enum_group, 12
BCC_PIN_DIGITAL_OUT
Enum_group, 12
bcc_pin_mode_t
Enum_group, 12
BCC_PIN_WAKE_UP_IN
Enum_group, 12
BCC_Reg_Read
Function_group, 28
BCC_Reg_ReadSpi
Function_group, 28
BCC_Reg_ReadTpl
Function_group, 29
BCC_Reg_Update
Function_group, 29
BCC_Reg_Write
Function_group, 29
BCC_Reg_WriteGlobal
Function_group, 29
BCC_Reg_WriteGlobalTpl
Function_group, 30
BCC_Reg_WriteSpi
Function_group, 30
BCC_Reg_WriteTpl
Function_group, 30
BCC_SendNop
Function_group, 31
BCC_SendNopSpi
Function_group, 31
BCC_SendNopTpl
Function_group, 31
BCC_Sleep
Function_group, 31
BCC_SoftwareReset
Function_group, 32
BCC_STATUS_COM_CRC
Enum_group, 13
BCC_STATUS_COM_ECHO
Enum_group, 13
BCC_STATUS_COM_MSG_CNT
Enum_group, 13
BCC_STATUS_COM_NULL
Enum_group, 13
BCC_STATUS_COM_TIMEOUT
Enum_group, 13
BCC_STATUS_DATA_RDY
Enum_group, 13
BCC_STATUS_DIAG_FAIL

Enum_group, 13
BCC_STATUS_EEPROM_ERROR
Enum_group, 13
BCC_STATUS_EEPROM_PRESENT
Enum_group, 13
BCC_STATUS_PARAM_RANGE
Enum_group, 13
BCC_STATUS_SPI_FAIL
Enum_group, 13
BCC_STATUS_SUCCESS
Enum_group, 13
bcc_status_t
Enum_group, 12
BCC_STATUS_TIMEOUT_START
Enum_group, 13
BCC_TEMP_CELSIUS
Enum_group, 13
BCC_TEMP_FAHRENHEIT
Enum_group, 13
BCC_TEMP_KELVIN
Enum_group, 13
bcc_temp_unit_t
Enum_group, 13
BCC_TPL_Disable
Function_group, 32
BCC_TPL_Enable
Function_group, 32
bcc_utils.h
BCC_GET_ADC2_OFFSET, 54
BCC_GET_COULOMB_CNT, 54
BCC_GET_IC_TEMP_C, 54
BCC_GET_IC_TEMP_F, 55
BCC_GET_IC_TEMP_K, 55
BCC_GET_ISENSE_AMP, 55
BCC_GET_ISENSE_RAW, 55
BCC_GET_ISENSE_RAW_SIGN, 56
BCC_GET_ISENSE_VOLT, 56
BCC_GET_MEAS_RAW, 56
BCC_GET_STACK_VOLT, 56
BCC_GET_TH_ANX, 56
BCC_GET_TH_COULOMB_CNT_LSB, 57
BCC_GET_TH_COULOMB_CNT_MSB, 57
BCC_GET_TH_CTX, 57
BCC_GET_TH_ISENSE_OC, 57
BCC_GET_VOLT, 57
MC33771C_GET_AN_RATIO_VOLT, 58
MC33772C_GET_AN_RATIO_VOLT, 58
BCC_WakeUp
Function_group, 32
ccAccumulator
bcc_cc_data_t, 34
cellCnt
bcc_drv_config_t, 35
cellMap
bcc_drv_data_t, 37
commMode
bcc_drv_config_t, 35
device
bcc_drv_config_t, 35
devicesCnt
bcc_drv_config_t, 35
drvData
bcc_drv_config_t, 35
drvInstance
bcc_drv_config_t, 35
Enum_group, 5
BCC_AVG_1, 6
BCC_AVG_128, 6
BCC_AVG_16, 6
BCC_AVG_2, 6
BCC_AVG_256, 6
BCC_AVG_32, 6
BCC_AVG_4, 6
BCC_AVG_64, 6
BCC_AVG_8, 6
bcc_avg_t, 6
BCC_CID_DEV1, 7
BCC_CID_DEV10, 7
BCC_CID_DEV11, 7
BCC_CID_DEV12, 7
BCC_CID_DEV13, 7
BCC_CID_DEV14, 7
BCC_CID_DEV15, 7
BCC_CID_DEV16, 7
BCC_CID_DEV17, 7
BCC_CID_DEV18, 7
BCC_CID_DEV19, 7
BCC_CID_DEV2, 7
BCC_CID_DEV20, 8
BCC_CID_DEV21, 8
BCC_CID_DEV22, 8
BCC_CID_DEV23, 8
BCC_CID_DEV24, 8
BCC_CID_DEV25, 8
BCC_CID_DEV26, 8
BCC_CID_DEV27, 8
BCC_CID_DEV28, 8
BCC_CID_DEV29, 8
BCC_CID_DEV3, 7
BCC_CID_DEV30, 8
BCC_CID_DEV31, 8
BCC_CID_DEV32, 8
BCC_CID_DEV33, 8
BCC_CID_DEV34, 8
BCC_CID_DEV35, 8
BCC_CID_DEV36, 8
BCC_CID_DEV37, 8
BCC_CID_DEV38, 8
BCC_CID_DEV39, 8
BCC_CID_DEV4, 7
BCC_CID_DEV40, 8
BCC_CID_DEV41, 8
BCC_CID_DEV42, 8
BCC_CID_DEV43, 8
BCC_CID_DEV44, 9
BCC_CID_DEV45, 9
BCC_CID_DEV46, 9
BCC_CID_DEV47, 9

BCC_CID_DEV48, 9
BCC_CID_DEV49, 9
BCC_CID_DEV5, 7
BCC_CID_DEV50, 9
BCC_CID_DEV51, 9
BCC_CID_DEV52, 9
BCC_CID_DEV53, 9
BCC_CID_DEV54, 9
BCC_CID_DEV55, 9
BCC_CID_DEV56, 9
BCC_CID_DEV57, 9
BCC_CID_DEV58, 9
BCC_CID_DEV59, 9
BCC_CID_DEV6, 7
BCC_CID_DEV60, 9
BCC_CID_DEV61, 9
BCC_CID_DEV62, 9
BCC_CID_DEV63, 9
BCC_CID_DEV7, 7
BCC_CID_DEV8, 7
BCC_CID_DEV9, 7
bcc_cid_t, 6
BCC_CID_UNASSIG, 7
BCC_DEVICE_MC33771C, 10
BCC_DEVICE_MC33772C, 10
bcc_device_t, 9
bcc_fault_status_t, 10
BCC_FS_AN_OT_UT, 10
BCC_FS_CB_OPEN, 10
BCC_FS_CB_SHORT, 10
BCC_FS_CELL_OV, 10
BCC_FS_CELL_UV, 10
BCC_FS_COMM, 10
BCC_FS_FAULT1, 10
BCC_FS_FAULT2, 10
BCC_FS_FAULT3, 10
BCC_FS_GPIO_SHORT, 10
BCC_FS_GPIO_STATUS, 10
bcc_measurements_t, 10
BCC_MODE_SPI, 12
bcc_mode_t, 12
BCC_MODE_TPL, 12
BCC_MSR_AN0, 12
BCC_MSR_AN1, 11
BCC_MSR_AN2, 11
BCC_MSR_AN3, 11
BCC_MSR_AN4, 11
BCC_MSR_AN5, 11
BCC_MSR_AN6, 11
BCC_MSR_CC_NB_SAMPLES, 10
BCC_MSR_CELL_VOLT1, 11
BCC_MSR_CELL_VOLT10, 11
BCC_MSR_CELL_VOLT11, 11
BCC_MSR_CELL_VOLT12, 11
BCC_MSR_CELL_VOLT13, 11
BCC_MSR_CELL_VOLT14, 11
BCC_MSR_CELL_VOLT2, 11
BCC_MSR_CELL_VOLT3, 11
BCC_MSR_CELL_VOLT4, 11
BCC_MSR_CELL_VOLT5, 11
BCC_MSR_CELL_VOLT6, 11
BCC_MSR_CELL_VOLT7, 11
BCC_MSR_CELL_VOLT8, 11
BCC_MSR_CELL_VOLT9, 11
BCC_MSR_COULOMB_CNT1, 10
BCC_MSR_COULOMB_CNT2, 10
BCC_MSR_ICTEMP, 12
BCC_MSR_ISENSE1, 11
BCC_MSR_ISENSE2, 11
BCC_MSR_STACK_VOLT, 11
BCC_MSR_VBGADC1A, 12
BCC_MSR_VBGADC1B, 12
BCC_PIN_ANALOG_IN_ABS, 12
BCC_PIN_ANALOG_IN_RATIO, 12
BCC_PIN_CONVERT_TR_IN, 12
BCC_PIN_DIGITAL_IN, 12
BCC_PIN_DIGITAL_OUT, 12
bcc_pin_mode_t, 12
BCC_PIN_WAKE_UP_IN, 12
BCC_STATUS_COM_CRC, 13
BCC_STATUS_COM_ECHO, 13
BCC_STATUS_COM_MSG_CNT, 13
BCC_STATUS_COM_NULL, 13
BCC_STATUS_COM_TIMEOUT, 13
BCC_STATUS_DATA_RDY, 13
BCC_STATUS_DIAG_FAIL, 13
BCC_STATUS_EEPROM_ERROR, 13
BCC_STATUS_EEPROM_PRESENT, 13
BCC_STATUS_PARAM_RANGE, 13
BCC_STATUS_SPI_FAIL, 13
BCC_STATUS_SUCCESS, 13
bcc_status_t, 12
BCC_STATUS_TIMEOUT_START, 13
BCC_TEMP_CELSIUS, 13
BCC_TEMP_FAHRENHEIT, 13
BCC_TEMP_KELVIN, 13
bcc_temp_unit_t, 13
Function_group, 14
BCC_CB_Enable, 17
BCC_CB_Pause, 18
BCC_CB_SetIndividual, 18
BCC_EEPROM_Read, 18
BCC_EEPROM_Write, 19
BCC_Fault_ClearStatus, 19
BCC_Fault_GetStatus, 19
BCC_FuseMirror_Read, 20
BCC_FuseMirror_Write, 20
BCC_GPIO_ReadPin, 20
BCC_GPIO_SetMode, 20
BCC_GPIO_SetOutput, 21
BCC_GUID_Read, 21
BCC_HardwareReset, 21
BCC_Init, 21
BCC_MCU_Assert, 22
BCC_MCU_ReadIntbPin, 22
BCC_MCU_StartTimeout, 22
BCC_MCU_TimeoutExpired, 22
BCC_MCU_TransferSpi, 23
BCC_MCU_TransferTpl, 23
BCC_MCU_WaitMs, 23

BCC_MCU_WaitUs, 24
BCC_MCU_WriteCsbPin, 24
BCC_MCU_WriteEnPin, 24
BCC_MCU_WriteRstPin, 24
BCC_Meas_GetAnVoltage, 24
BCC_Meas_GetAnVoltages, 25
BCC_Meas_GetCellVoltage, 25
BCC_Meas_GetCellVoltages, 25
BCC_Meas_GetCoulombCounter, 26
BCC_Meas_GetIcTemperature, 26
BCC_Meas_GetIsenseVoltage, 26
BCC_Meas_GetRawValues, 26
BCC_Meas_GetStackVoltage, 27
BCC_Meas_IsConverting, 27
BCC_Meas_StartAndWait, 27
BCC_Meas_StartConversion, 27
BCC_Meas_StartConversionGlobal, 28
BCC_Reg_Read, 28
BCC_Reg_ReadSpi, 28
BCC_Reg_ReadTpl, 29
BCC_Reg_Update, 29
BCC_Reg_Write, 29
BCC_Reg_WriteGlobal, 29
BCC_Reg_WriteGlobalTpl, 30
BCC_Reg_WriteSpi, 30
BCC_Reg_WriteTpl, 30
BCC_SendNop, 31
BCC_SendNopSpi, 31
BCC_SendNopTpl, 31
BCC_Sleep, 31
BCC_SoftwareReset, 32
BCC_TPL_Disable, 32
BCC_TPL_Enable, 32
BCC_WakeUp, 32
loopBack
bcc_drv_config_t, 35
MC33771C_GET_AN_RATIO_VOLT
bcc_utils.h, 58
MC33772C_GET_AN_RATIO_VOLT
bcc_utils.h, 58
msgCntr
bcc_drv_data_t, 37
nbSamples
bcc_cc_data_t, 34
rxBuf
bcc_drv_data_t, 37
Struct_group, 14