

Objectives

- > After completing this module, you will be able to:
 - >> Distinguish between host application compilation and kernel compilation
 - >> List three modes in which you can compile your application
 - » List application development flows

>> 2







AWS Developer Flows

- > AWS provides all necessary tools in the cloud
 - >> Run the tools on less expensive general AWS compute instances (e.g. C4/C5)
 - >> Use costlier F1 instance for hardware verification


>> 4








Creating SDAccel Kernels from RTL IP (1/2) > Custom RTL IP must be packaged as SDAccel "Kernels" > Kernels must comply with SDAccel interface requireme > Kernels should be designed with performance goals **Original** RTL in mind ΙP >> Interface bandwidth >> Memory accesses » Physical design and timing closure RTL kernel with SDAccel compliant interface **E** XILINX.



Creating Kernels from C/C++, OpenCL (1/2)

- Parallelizing compiler generates highperformance HW kernels from OpenCL, C, and C++
- Advanced optimizations tuned for Xilinx FPGA devices
 - » Memory partitioning
 - » DSP block inferencing
 - » Loop unrolling, loop pipelining
- > Creates HW kernel with necessary AXI interfaces
- > Automatically generates SDAccel .xo file



>> 9

© Copyright 2018 Xilinx

Creating Kernels from C/C++, OpenCL (2/2)

- > Comprehensive language support
 - >> OpenCL 1.3 embedded profile
 - >> OpenCL 2.0 Pipes
 - » OpenCL 2.0 Image Objects
- > N-dimensional kernel ranges
- > SIMD with vector types
- > Math library functions
- > Rich set of examples on Github


OpenCL matrix multiplication example

>> 10



Compiling the Platform (1/2)

- > The SDAccel compiler assembles the FPGA design
- > Automatically instantiates the kernels and F1 shell
- > Automatically generates DDR interfaces and interconnect logic
- > Makes all the necessary connections




E XILINX.

N 11

© Copyright 2018 Xilinx



- > SDAccel runs synthesis and place & route on assembled FPGA design
- > Generates FPGA binary (.xclbin)
- > Multiple iterations might be required to meet timing goals
- > For best results, Kernels should be designed with recommendations from the *UltraFast Design Methodology Guide for the Vivado Design Suite*




>> 12

£ XILINX.

Creating an Amazon FPGA Image > Xclbin is converted to an encrypted Amazon xclbin FPGA Image (AFI) AWS AFI Storage > AFIs are created and securely stored by an AWS AFI backend service **AFI Create AFI** id AFI > Distributable awsxclbin only contains the AFI id AFI > AFI id is used at runtime to download the AFI AFI id from the Vault into the FPGA awsxclbin > Application developers have no access to acceleration RTL IP

© Copyright 2018 Xilinx

>> 13



Developing Application Code

- > Application written in C/C++, compiled with GCC
- > OpenCL API used to communicate with FPGA
- > OpenCL runtime and AWS drivers enable the communication with the FPGA hardware
- > Host Application can take many forms
 - >> Standalone executable
 - » Plugin, shared lib, etc...
 - » Server for client-server system




>> 15

© Copyright 2018 Xilinx

Executing with the Amazon FPGA Image

- Host application loads the AFI-id from the awsxclbin metadata
- > Host application contacts the AWS storage with the AFI-id
- > Backend service downloads the AFI into the FPGA
- > Host application can dynamically swap and replace AFIs during runtime



>> 16



Build and Execution Methods and Modes

- > SDAccel supports two methods to build and execute applications
 - >> Makefile flow
 - >> GUI flow
- > Both methods require some environments setup
- > Both methods go through fundamental steps of compilation
- SDAccel supports application compilation, testing, and execution in three modes
 - >> SW Emulation
 - >> HW Emulation
 - >> System

>> 18



£ XILINX.

Environment Setup

> AWS

source /opt/xilinx/rte/setup.sh source /opt/Xilinx/SDx/2018.2.op2258646/settings64.sh

- > To get the list of locally supported DSAs
 - >> xocc -list xdevices
- > AWS

xilinx:aws-vu9p-f1-04261818-dynamic_5_0

© Copyright 2018 Xilinx

Compilation Host > Two parts g++ / gcc compiler >> Host: xcpp (2018.2) OpenCL >> Kernel: xocc - Xilinx specific Kernel Devices Code > g++/gcc compiler: v 4.8.5 >> Delivered with SDAccel <SDx_install_dir>/Vivado_HLS/lnx64/tools/gcc/bin/g++ >> To get completer version : g++ --version » Automatically used by SDAccel setup > xocc compiler >> Goal: to compile Kernels and store them in XCLBIN binary container >> 20 **E** XILINX.



SDAccel Testing and Execution Modes

CPU Emulation	Hardware Emulation	Hardware Execution	
Host application runs with a C/C++ or OpenCL model of the Kernels	Host application runs with a simulated RTL model of the Kernels	Host application runs with actual FPGA implementation of the Kernels	
Confirm functional correctness of the system	Test the host / kernel integration, get performance estimates	Confirm system runs correctly and with desired performance	
Fastest turnaround time	Best debug capabilities	Accurate performance results	

>> 22

£ XILINX.





Project Creation Flow


- > Identify workspace
- > Select platform
- > Create a project using predefined template, or empty project and importing source files
- > Run software and hardware emulations, and eventually full system build


>> 24













Software Emulation Run Output

- > See the compilation progress in the CDT Build Console view of the Console tab
- > See the loading and execution of the application in the Console tab



Hardware Emulation and System Runs

- > Select Emulation-HW or System as an active configuration
- On AWS, Xilinx Runtime (xrt) library is used to perform hardware emulation and in hardware system run
 - » It requires super user elevation for execution
- > Elevate to su and source the runtime environment by executing the following commands from the current build directory and then start SDx
 - \$ sudo sh
 \$ source /opt/xilinx/xrt/setup.sh
- > In Run Configuration set \$LD LIBRARY PATH



>> 30



Hardware Emulation Output

INFO: [ConfigUtil 60-095] Target platform: //home/centos/aws-fpga/SDAccel/aws_platform/xilinx_aws-vu9p-f1-04261818_dynamic_5_0.xpfm
emulation_configuration_file_emconfig_json_is_create_json_aws-fpga/SDAccel/aws_platform/xilinx_aws-vu9p-f1-04261818_dynamic_5_0.xpfm
emulation_configuration_file_emconfig_json_is_create_json_aws-fpga/SDAccel/aws_platform/xilinx_aws-vu9p-f1-04261818_dynamic_5_0.xclbin
Flouring_platform_semconfig_json_aws-fpga/SDAccel/aws_platform_semconfig_json_aws-fpga/SDAccel/aws_platform_semconfig_json_aws-fpga/SDAccel/aws_platform_semconfig_json_aws-fpga/SDAccel/aws_platform_semconfig_json_aws-fpga/SDAccel/aws_platform_semconfig_json_aws-fpga/SDAccel/aws-platform_semconfig_json_aws-fpga/SDAccel/aws-platform_semconfig_json_aws-fpga/SDAccel/aws-platform_semconfig_json_aws-fpga/SDAccel/aws-platform_semconfig_json_aws-fpga/SDAccel/aws-platform_semconfig_json_aws-fpga/SDAccel/aws-platform_semconfig_json_aws-fpga/SDAccel/aws-platform_semconfig_json_aws-fpga/SDAccel/aws-platform_semconfig_json_aws-fpga/SDAccel/aws-platform_semconfig_json_aws-fpga/SDAccel/aws-platform_semconfig_json_aws-fpga/SDAccel/aws-platform_semconfig_json_aws-fpga/SDAccel/aws-platform_semconfig_json_aws-fpga/SDAccel/aws-platform_semconfig_json_aws-fpga/SDAccel/aws-platform_semconfig_json_aws-fpga/SDAccel/aws-platform_semconfig_json_aws-fpga/SDAccel/aws-platform_semconfig_json_aws-fpga/SDAccel/aws-platform_semconfig_json_aws-fpga/SDAccel/aws-platform_semconfig_json_aws-fpga/SDAccel/aws-platform_semconfig_json_aws-fpga/SDAccel/aws-platform_semconfig_json_aws-fpga/SDAccel/aws-fpga/SDAccel/aws-fpga/SDAccel/aws-platform_semconfig_json_aws-fpga/SDAccel/aws-fpga/SDAccel/aws-fpga/SDAccel/aws-fpga/SDAccel/aws-fpga/SDAccel/aws-fpga/SDAccel/aws-fpga/SDAccel/aws-fpga/SDAccel/aws-fpga/SDAccel/aws-fpga/SDAccel/aws-fpga/SDAccel/aws-fpga/SDAccel/aws-fpga/SDAccel/aws-fpga/SDAccel/aws-fpga/SDAccel/aws-fpga/SDAccel/aws-fpga/SDAccel/aws-fpga/SDAccel/aws-fpga/SDAccel/aws-fpga/SDAccel/aws-fpga/SDAccel/aws-fpga/SDAccel/aws-fpga/SDAccel/aws-fpga/SDAccel/a

i INFO: [SDx-EM 01] Hardware emulation runs detailed simulation undernes

INFO: [SDx-EM 22] [Wall clock time: 15:51, Emulation time: 0.007938 ms]
BANK0 RD = 2.000 KB WR = 1.000 KB
BANK1 RD = 0.000 KB WR = 0.000 KB BANK2 RD = 0.000 KBWR = 0.000 KB

Attempting to get a license: ap_opencl Feature available: ap_opencl IRHO: [XXOC 60-585] Compiling for hardware emulation target Running 5Dx Rule Check Server on port: 33547 IRHO: [XXOC 60-895] Target platform: //home/centos/aws-fpga/SDAccel/aws_platform/xilinx_aws-vu9p-f1-84261818 dynamic_50/xilinx_aws-vu9p-f1-84261818 dynamic_5

===>The following messages were generated while performing high-level synthesis for kernel: vector a dd Log file:/home/centos/aws-fpga/Makefile-flow/helloworld_ocl/_x/vector_addition.hw_emu.xilinx_aws-v usp-fil-a428188 dynamic 5 /vector_addiviado hls.log:
INFO: [XUCC 294-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequ

INFO: [XOCC 294-61] Option 'relax_Ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.

INFO: [XOCC 294-61] Pipelining loop 'Loop 1.1'.

INFO: [XOCC 294-61] Pipelining result: Target II = 1, Final II = 1, Depth = 3.

INFO: [XOCC 294-61] Pipelining loop 'Loop 1.2'.

INFO: [XOCC 294-61] Pipelining loop 'Loop 1.2'.

INFO: [XOCC 294-61] Pipelining loop 'Loop 1.2'.

INFO: [XOCC 294-61] Pipelining loop 'vodd write'.

INFO: [XOCC 294-61] Pipelining loop 'vodd write'.

INFO: [XOCC 294-91] Finished kernet compilation

INFO: [XOCC 89-99] Finished kernet compilation

INFO: [XOCC 89-99] Finished kernet compilation

INFO: [XOCC 89-1992] Generated system estimate report: /home/centos/aws-rppa/Makefile_flow/helloworld

oct/_x/reports/vector_addition.hw emu.xilinx_aws-vu9p-fl-04261818 dynamic_5_0/system_estimate_vector_addition.hw emu.xilinx_aws-vu9p-fl-04261818 dynamic_5_0.xot

INFO: [XOCC 66-586] Created xclbin/vector_addition.hw_emu.xilinx_aws-vu9p-fl-04261818 dynamic_5_0.xot

>> 31

© Copyright 2018 Xilinx



Hardware Emulation HLS Report




Name	BRAM_18K	DSP48E	FF	LUT	URAM
DSP	-	-	-	-	-
Expression		-	0	853	
FIFO	-	-	-	-	-
Instance	2	-	796	1068	
Memory	2	-	0	0	-
Multiplexer	-	-	-	2010	-
Register	-	-	1522	-	-
Total	4	0	2318	3931	0
Available	4320	6840	2364480	1182240	960
Utilization (%)	~0	0	~0	~0	0


Summary					
RTL Ports	Dir	Bits	Protocol	Source Object	C Type
s_axi_control_AWVALID	in	1	s_axi	control	pointer
s_axi_control_AWREADY	out	1	s_axi	control	pointer
s_axi_control_AWADDR	in	6	s_axi	control	pointer
s_axi_control_WVALID	in	1	s_axi	control	pointer
s_axi_control_WREADY	out	1	s_axi	control	pointer
s_axi_control_WDATA	in	32	s_axi	control	pointer
s_axi_control_WSTRB	in	4	s_axi	control	pointer
s_axi_control_ARVALID	in	1	s_axi	control	pointer
s_axi_control_ARREADY	out	1	s_axi	control	pointer
s_axi_control_ARADDR	in	6	s_axi	control	pointer
s_axi_control_RVALID	out	1	s_axi	control	pointer
s_axi_control_RREADY	in	1	s_axi	control	pointer
s_axi_control_RDATA	out	32	s_axi	control	pointer
s_axi_control_RRESP	out	2	s_axi	control	pointer
s_axi_control_BVALID	out	1	s_axi	control	pointer
s_axi_control_BREADY	in	1	s_axi	control	pointer
s_axi_control_BRESP	out	2	s_axi	control	pointer
ap_clk	in	1	ap_ctrl_hs	vector_addr	eturn value
ap_rst_n	in	1	ap_ctrl_hs	vector_addreturn value	
interrupt	out	1	ap_ctrl_hs	vector_addr	eturn value
stall_start_ext	out	1	ap_ctrl_hs	vector_addr	eturn value
stall_done_ext	out	1	ap_ctrl_hs	vector_addr	eturn value
stall_start_str	out	1	ap_ctrl_hs	vector_addr	eturn value
stall_done_str	out	1	ap_ctrl_hs	vector_addr	eturn value
stall_start_int	out	1	ap_ctrl_hs	vector_addr	eturn value
statl_done_int	out	1	ap_ctrl_hs	vector_addr	eturn value
m_axi_gmem_AWVALID	out	1	m_axi	gmem	pointer
m_axi_gmem_AWREADY	in	1	m_axi	gmem	pointer
m_axi_qmem_AWADDR	out	64	m_axi	qmem	pointer

© Copyright 2018 Xilinx

E XILINX.

Top Operations Kernels & Compute Units Data Transfers OpenCL APIs
V Top Data Transfer: Kernels and Global Memory Number of Loring Transfer Average Bytes Transfer Total Total Total Total Total Total Total Transfer Milby Write (MB) Total Total Transfer Milby Write (MB) Rate (MB) Rate (MB) Rate (MB) Rate (MB) Rate (MB) Rate (MB) 1945.51
V Top Kernel Execution Context D Command Queue D Command Queue D Start D Duration (ms) D Global Local Vork Size Work Size Work Size Vork
Top Memory Writes: Host and Device Global Memory Buffer Context: D Command Start Queue ID Time (ms) Duration (ms) Size (KB) Rate (MB/s) 0x0 0 887:346 N/A 32.768 N/A
V Top Memory Reads: Host and Device Global Memory Buffer Address Context ID Queue ID Time (ms) Ox8000 N/A 16.384 N/A Use ID Ox8000 N/A 16.384 N/A
Top Operations / Kernels & Compute Units Data Transfers OpenCL APIs
V Kernel Execution (includes estimated device times) Kernel Number Of Total Milminum Average Maximum Enqueues Time (ms) Time (ms) Time (ms) Time (ms) kml_vadd 1 0.051 0.051 0.051 0.051
Compute Unit Utilization (includes estimated device times) Compute Global Local Number Total Minimum Average Maximum






Hardware (System) Build

- > Select the System mode by clicking on the drop-down button
- > Right-click on the project folder and select Clean Project
- > Click on the Run button
- > When run is completed, click through various reports (next slide)
- > Select File > Exit to close the GUI
- > Next create an AFI image
- > Run the application







Summary

- > Host application compilation is done through Gcc compiler generating .exe file that runs on a host (x86) CPU
- > Kernels are compiled using xocc compiler, and Vivado place and route is used to generate xclbin file
- > Emulation-SW, Emulation-HW, and System are the three modes in which you can compile your application
- > SDAccel supports both Makefile and GUI development methods

>> 39





Lab Intro

- > In this lab you will use one of the application templates available in SDAccel to create a project using the GUI flow. You will use one function as a target kernel and build the design. You will go through all three build modes to test the functionality
- > You will review HLS report for the generated kernel and the system estimate report for the entire system
- > You will perform profile and timing analysis for both Emulation-HW and System builds

>> 41





Host Compilation

> Host compilation is required to generate executable file

```
CXX = xcpp
# HOST Sources and Host Executable files
HOST_EXE
             = host.exe
                                       ../src/common_help_functions.cpp
HOST_SRC_CPP = ../src/host_1.cpp
HOST_SRC_H = ../src/host_kernel_def.h ../src/common_help_functions.h
# Runtime Libraries
OPENCL_INC = $(XILINX_SDX)/runtime/include/1 2
OPENCL_LIB = $(XILINX_SDX)/runtime/lib/x86_64
# Compilation
.PHONY: all
all: compile
compile: $(HOST_EXE)
$(HOST_EXE): $(HOST_SRC_CPP) $(HOST_SRC_H)
                                                                                  Compilation
        $(CXX) -lOpenCl -I$(OPENCL_INC) -L$(OPENCL_LIB) -o $@ $(HOST_SRC_CPP)
                                                                                  against ICD* file
$ make -f ../make_files/make_file_compile.mk all
                                                                            ICD* = Installable Client Driver
                                                                                            £ XILINX.
```

ICD File

- > ICD Installable Client Driver
 - >> Enables Host code to work with platforms from Multiple Vendors
 - >> xilinx.icd file should be located in /etc/OpenCL/vendors
 - Should contain this line libxilinxopencl.so
 - >> Automatically created by running install.sh generated by xbinst
 - >> You may create it manually using sudo mode

Note: if xilinx.icd file does not exist and you do not have permission to create it (ex: Xilinx machines) replace -IOpenCL by -Ixilinxopencl in Makefile

> Note: SDx GUI does not use ICD yet.

>> 44

E XILINX.

Kernel Compilation

> Two Modes:

>> 46

- >> Build mode
 - Single xocc command generates XCLBIN file
 - Convenient to use when all kernels are located in a single file
- >> Compilation / Link mode
 - Two Commands used to generate XCLBIN
 - xocc --compile
 - xocc --link
 - Convenient to use when working
 - With multiple Kernel files
 - Need to compile only a subset of kernels
 - SDx GUI uses this mode
- > Kernel compilation needed to generate bitstream and AFI

E XILINX. © Copyright 2018 Xilinx

Kernel Compilation – SW Emulation

```
XOCC = xocc
DEVICE = xilinx:xil-accel-rd-ku115:4ddr-xpr:4.0
TARGET = sw_emu
# Kernel Source and XCLBIN files
                                                 Tip: naming convention helps to store
XCLBIN = kernels.$(TARGET).xclbin
                                                     XCLBINs for all targets
KERNEL_SRC_CL = ../src/K_ALL.cl
                                                  -t: defines compile target
# Compilation
                                                      sw_emu: SW emulation
.PHONY: all
all: compile
                                                      hw emu: Hardware emulation
                                                              Hardware
                                                      hw:
compile: $(XCLBIN)
$(XCLBIN): $(KERNEL SRC CL)
       $(XOCC) -t $(TARGET) --platform $(DEVICE) -o $@ $(KERNEL_SRC_CL)
                                                                     Build mode
E XILINX.
```

