

# SDAccel Tool Overview

SDX 2018.2



© Copyright 2018 Xilinx

## Objectives

> After completing this module, you will be able to:

- >> List language support SDAccel provides
- >> Describe OpenCL execution model in host application
- >> List underlying tool technologies SDAccel uses

>> 2

© Copyright 2018 Xilinx



## Outline

- > SDAccel Overview
- > Host code: OpenCL execution model
- > Makefile Flow
- > Summary
- > Lab Intro

SDAccel Tool Overview 03- 3

© Copyright 2018 Xilinx

XILINX

## SDAccel Development Environment


SDAccel supports  
OpenCL 1.0 Embedded Profile  
with various 1.2 / 2.0 features

### Host code

- OpenCL APIs
- C / C++

### Kernel code

- OpenCL kernel code
- C/C++
- RTL IP



&gt;&gt; 4

© Copyright 2018 Xilinx

XILINX

## OpenCL - Open Computing Language

### > An open industry standard

- >> for **parallel** computing
- >> of **heterogeneous** systems

### > Enables **cross-platform functional portability**

- >> No code changes (*note: embedded profile*)
- >> Portable across CPU, GPU, FPGA, DSP etc.
  - Can run on: cell phones, laptops, supercomputers
- >> Important: No Performance Portability

### > Wide market adoption

- >> Support implemented by:
  - Apple, AMD, **Xilinx**, Intel, ARM, Nvidia, Qualcomm, ...
- >> Many companies developing applications
  - Image, video, audio processing, scientific calculations, medical imaging, ...



OpenCL


Khronos Group  
[www.khronos.org](http://www.khronos.org)

>> 5

© Copyright 2018 Xilinx

**XILINX.**

## SDAccel – The Complete Development Environment




>> 6


© Copyright 2018 Xilinx

**XILINX.**

## SDAccel Environment and Ecosystem



## SDAccel Flow




# Host Code OpenCL Execution Model



© Copyright 2018 Xilinx

## Host Framework and Execution Stack

- > **An open industry standard for parallel computing**
  - >> OpenCL language for expressing kernels
  - >> OpenCL API for host code interaction with kernels
  - >> OpenCL runtime to manage kernel scheduling during execution
- > **Standard maintained by Khronos Group**
  - >> [khronos.org](http://khronos.org)
- > **Host application submits work to FPGA kernels using standard OpenCL API**
- > **Separates application logic from performance code**
  - >> Can swap kernels dynamically
  - >> Naturally captures inherent parallelism in algorithms
- > **Xilinx's OpenCL runtime and drivers are managing the communication with the hardware**



>> 10

© Copyright 2018 Xilinx



## OpenCL Execution Model

> OpenCL API provides a high-level description of the key steps of an application executing on F1

1. Powering-Up
2. Runtime Initialization
3. Device Configuration
4. Buffer Allocation
5. Writing Buffers to FPGA Memory
6. Running the Accelerators
7. Reading Buffers from FPGA Mem


>> 11

© Copyright 2018 Xilinx

XILINX

## 1. Powering-Up

- > On power-up, the FPGA is initialized
- > At this stage, the only logic in the FPGA is the Shell
- > The Shell will be managing the communications with the host



>> 12

© Copyright 2018 Xilinx


XILINX

## 2. Runtime Initialization

- > **Creation of OpenCL context and device**
  - >> Context → Platform
  - >> Device → FPGA
- > **Creation of OpenCL command queues used to send commands to the FPGA**

```
context = clCreateContextFromType(...);
clGetDeviceIDs(..., &device_id, ...);

queue = clCreateCommandQueue(context, device_id, ...);
```



&gt;&gt; 13


© Copyright 2018 Xilinx

XILINX.

## 3. Device Configuration

- > **Host programs the FPGA by calling `clCreateProgramWithBinary`**
  - >> Loads the .xclbin file

```
program = clCreateProgramWithBinary(...);
```



&gt;&gt; 14


© Copyright 2018 Xilinx

XILINX.

## 4. Buffer Allocation

- > Host allocates buffers in the device
- > Buffers are used to transfer data from the CPU to the FPGA and back

```
buf0 = clCreateBuffer(context, CL_MEM_READ_ONLY, ...);
buf1 = clCreateBuffer(context, CL_MEM_READ_ONLY, ...);
buf2 = clCreateBuffer(context, CL_MEM_WRITE_ONLY, ...);
```



&gt;&gt; 15


© Copyright 2018 Xilinx

XILINX

## 5. Writing Buffers to FPGA Memory

- > Host copies data to be processed from local memory to the buffer in the FPGA DDR memory

```
clEnqueueWriteBuffer(queue, buf0, ...);
clEnqueueWriteBuffer(queue, buf1, ...);
```



&gt;&gt; 16

© Copyright 2018 Xilinx


XILINX



## 6. Running the Accelerators

- > Host schedules execution of the desired kernel with `clEnqueueTask`
- > Runtime starts the Kernel
- > Kernel processes data previously copied to from host buffer to DDR

```
kernel = clCreateKernel(program, "mykernel", ...);
clSetKernelArg(kernel, 0, sizeof(cl_mem), &buf0);
clSetKernelArg(kernel, 1, sizeof(cl_mem), &buf1);
clSetKernelArg(kernel, 2, sizeof(cl_mem), &buf2);
err = clEnqueueTask(queue, kernel, 0, NULL, NULL);
clFinish(queue);
```



&gt;&gt; 17


© Copyright 2018 Xilinx

XILINX

## 7. Reading Buffers from FPGA Mem

- > The host retrieves the results by scheduling a copy of DDR content back to host memory

```
clEnqueueReadBuffer(queue, buf2, ..., &readevent);
clWaitForEvents(1, &readevent);
```



&gt;&gt; 18

© Copyright 2018 Xilinx

XILINX

# Makefile Flow



© Copyright 2018 Xilinx

## Environment Setup for SDAccel

- > Before you run the SDAccel tools, either in Makefile or GUI flow, you need to setup the PATH variable and other environment variables
- > Execute the following commands to source the SDAccel and SDx setup scripts

```
$ cd ~/aws-fpga  
$ source sdaccel_setup.sh  
$ source $XILINX_SDX/settings64.sh
```



## Summary



© Copyright 2018 Xilinx

## Summary

- > SDAccel supports C, C++, and OpenCL languages
- > SDAccel uses Vivado, Vivado HLS, OpenCL compilers
- > OpenCL API are provided for application execution on F1
- > SDAccel uses Eclipse environment and rich ecosystem

>> 24

© Copyright 2018 Xilinx



## Lab Intro



© Copyright 2018 Xilinx

## Lab Intro

- > In this lab you will go through a Makefile flow to build an “hello world” example, which performs vector addition of 256 elements design for software emulation
- > You then will modify the host code, using *gedit* editor, to change the values it adds and number of elements on which addition is performed. You will recompile the application and see the result
- > You will use pre-compiled binary image and run it on the AWS F1 instance

