


Objectives

- > After completing this module, you will be able to:
 - >> List language support SDAccel provides
 - >> Describe OpenCL execution model in host application
 - » List underlying tool technologies SDAccel uses

>> 2







OpenCL - Open Computing Language

> An open industry standard

- >> for parallel computing
- » of heterogeneous systems

> Enables cross-platform functional portability

- >> No code changes (note: embedded profile)
- » Portable across CPU, GPU, FPGA, DSP etc.
 - Can run on: cell phones, laptops, supercomputers
- >> Important: No Performance Portability


> Wide market adoption


- » Support implemented by:
 - Apple, AMD, Xilinx, Intel, ARM, Nvidia, Qualcomm, ...
- » Many companies developing applications
 - Image, video, audio processing, scientific calculations, medical imaging, ...


>> 5














Host Framework and Execution Stack

- > An open industry standard for parallel computing
 - » OpenCL language for expressing kernels
 - >> OpenCL API for host code interaction with kernels
 - >> OpenCL runtime to manage kernel scheduling during execution
- > Standard maintained by Khronos Group
 - » khronos.org
- > Host application submits work to FPGA kernels using standard OpenCL API
- > Separates application logic from performance code
 - >> Can swap kernels dynamically
 - » Naturally captures inherent parallelism in algorithms
- > Xilinx's OpenCL runtime and drivers are managing the communication with the hardware



E XILINX.

>> 10

OpenCL Execution Model

- > OpenCL API provides a high-level description of the key steps of an application executing on F1
- 1. Powering-Up
- 2. Runtime Initialization
- 3. Device Configuration
- 4. Buffer Allocation
- 5. Writing Buffers to FPGA Memory
- 6. Running the Accelerators
- 7. Reading Buffers from FPGA Mem


>> 11

© Copyright 2018 Xilinx




1. Powering-Up


- > On power-up, the FPGA is initialized
- > At this stage, the only logic in the FPGA is the Shell
- > The Shell will be managing the communications with the host





>> 12

E XILINX.











£ XILINX.

6. Running the Accelerators > Host schedules execution of the desired kernel with clEnqueueTask kernel = clCreateKernel(program, "mykernel", ...); clSetKernelArg(kernel, 0, sizeof(cl_mem), &buf0); clSetKernelArg(kernel, 1, sizeof(cl_mem), &buf1); clSetKernelArg(kernel, 2, sizeof(cl_mem), &buf1); err = clEnqueueTask(queue, kernel, 0, NULL, NULL); > Runtime starts the Kernel > Kernel processes data previously copied clFinish(queue); to from host buffer to DDR buf2 buf0 buf1 buf2 buf0 buf1 **FPGA PCle** Acceleration Kernels Shell

© Copyright 2018 Xilinx

x86 CPU





Environment Setup for SDAccel

- > Before you run the SDAccel tools, either in Makefile or GUI flow, you need to setup the PATH variable and other environment variables
- > Execute the following commands to source the SDAccel and SDx setup scripts
 - \$ cd ~/aws-fpga
 - \$ source sdaccel_setup.sh
 - \$ source \$XILINX_SDX/settings64.sh

>> 20

E XILINX.

SW Emulation of the hello_world Application

- > Validate and refine the application using software emulation
 - >> Validate correctness of the application
 - >> Refine algorithm, if necessary
 - Fast compilation and run on a CPU
- > Execute the following commands to compile and run the application using the Makefile flow

```
$ cd $SDACCEL_DIR/examples/xilinx/getting_started/host/helloworld_ocl/
$ make clean
$ make check TARGETS=sw_emu DEVICES=$AWS_PLATFORM all
```

The application will be compiled, if it is not up to date, and executed on the x86 CPU (host machine) displaying the result (see next slide)

Note: In the above command if either TARGETS is misspelled or value is not sw_emu, hw_emu, or hw then the full hardware bitstream generation process will be done

>> 21

© Copyright 2018 Xilinx

£ XILINX.

Software Emulation Output

```
***** configutil v2018.2.op (64-bit)
**** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
    INFO: [ConfigUtil 60-895] Target platform: /home/centos/aws-fpga/SDAccel/aws_platform/xilin x_aws-vu9p-f1-04261818_dynamic_5_0/xilinx_aws-vu9p-f1-04261818_dynamic_5_0.xpfm emulation configuration file 'emconfig.json' is created in current working directory XCL_EMULATION MODE=sw emu ./helloworld xclProbe found 1 FPGA_slots with xocl driver SW Emulation
    Target Device

Note: The state of the state
```

>> 22

© Copyright 2018 Xilinx

make: Nothing to be done for `all'. [centos@ip-172-31-48-105 helloworld_ocl]\$

E XILINX



Summary

- > SDAccel supports C, C++, and OpenCL languages
- > SDAccel uses Vivado, Vivado HLS, OpenCL compilers
- > OpenCL API are provided for application execution on F1
- > SDAccel uses Eclipse environment and rich ecosystem

>> 24





Lab Intro

- In this lab you will go through a Makefile flow to build an "hello world" example, which performs vector addition of 256 elements design for software emulation
- > You then will modify the host code, using *gedit* editor, to change the values it adds and number of elements on which addition is performed. You will recompile the application and see the result
- > You will use pre-compiled binary image and run it on the AWS F1 instance

>> 26

£ XILINX.

