# **SDAccel Tool Overview**

SDX 2018.2





# **Objectives**

- > After completing this module, you will be able to:
  - >> List language support SDAccel provides
  - >> Describe OpenCL execution model in host application
  - >> List underlying tool technologies SDAccel uses





# **Outline**

- > SDAccel Overview
- > Host code: OpenCL execution model
- > Makefile Flow
- > Summary
- > Lab Intro






# **SDAccel Development Environment**

SDAccel supports
OpenCL 1.0 Embedded Profile
with various 1.2 / 2.0 features


#### **Host code**

- OpenCL APIs
- C / C++




#### Kernel code

- OpenCL kernel code
- C/C++
- RTL IP





# **SDAccel – The Complete Development Environment**





# **SDAccel Environment and Ecosystem**

**Application Developers** 
















**Cloud Providers** 









**Library Providers** 





**Develop with Xilinx Board** 



**Deploy with Board Partners** 












#### **SDAccel Flow**


**SW** Emulation

Hardware Emulation

#### **SDAccel** - Accelerated OpenCL Programming and Deployment



System Run



Note: SDAccel can be run using Makefile, GUI



# Host Code OpenCL Execution Model






## **OpenCL Execution Model**

- > OpenCL API provides a high-level description of the key steps of an application executing on F1
- 1. Powering-Up
- 2. Runtime Initialization
- 3. Device Configuration
- 4. Buffer Allocation
- 5. Writing Buffers to FPGA Memory
- 6. Running the Accelerators
- 7. Reading Buffers from FPGA Mem



## 1. Powering-Up

- > On power-up, the FPGA is initialized
- > At this stage, the only logic in the FPGA is the Shell
- > The Shell will be managing the communications with the host






#### 2. Runtime Initialization

- > Creation of OpenCL context and device
  - >> Context → Platform
  - >> Device → FPGA
- > Creation of OpenCL command queues used to send commands to the FPGA

```
context = clCreateContextFromType(...);
clGetDeviceIDs(..., &device_id, ...);
queue = clCreateCommandQueue(context, device_id, ...);
```






## 3. Device Configuration

- Host programs the FPGA by calling clCreateProgramWithBinary
  - >> Loads the .xclbin file

program = clCreateProgramWithBinary(...);






#### 4. Buffer Allocation

- > Host allocates buffers in the device
- > Buffers are used to transfer data from the CPU to the FPGA and back

```
buf0 = clCreateBuffer(context, CL_MEM_READ_ONLY, ...);
buf1 = clCreateBuffer(context, CL_MEM_READ_ONLY, ...);
buf2 = clCreateBuffer(context, CL_MEM_WRITE_ONLY, ...);
```






## 5. Writing Buffers to FPGA Memory

> Host copies data to be processed from local memory to the buffer in the FPGA DDR memory

```
clEnqueueWriteBuffer(queue, buf0, ...);
clEnqueueWriteBuffer(queue, buf1, ...);
```






## 6. Running the Accelerators

- > Host schedules execution of the desired kernel with clEnqueueTask
- > Runtime starts the Kernel
- > Kernel processes data previously copied to from host buffer to DDR

```
kernel = clCreateKernel(program, "mykernel", ...);
clSetKernelArg(kernel, 0, sizeof(cl_mem), &buf0);
clSetKernelArg(kernel, 1, sizeof(cl_mem), &buf1);
clSetKernelArg(kernel, 2, sizeof(cl_mem), &buf2);
err = clEnqueueTask(queue, kernel, 0, NULL, NULL);
clFinish(queue);
```






## 7. Reading Buffers from FPGA Mem

The host retrieves the results by scheduling a copy of DDR content back to host memory

```
clEnqueueReadBuffer(queue, buf2, ..., &readevent);
clWaitForEvents(1, &readevent);
```





# **Makefile Flow**





# **Environment Setup for SDAccel**

- > Before you run the SDAccel tools, either in Makefile or GUI flow, you need to setup the PATH variable and other environment variables
- > Execute the following commands to source the SDAccel and SDx setup scripts

```
$ cd ~/aws-fpga
$ source sdaccel_setup.sh
$ source $XILINX_SDX/settings64.sh
```



# SW Emulation of the *hello\_world* Application

- > Validate and refine the application using software emulation
  - >> Validate correctness of the application
  - >> Refine algorithm, if necessary
    - Fast compilation and run on a CPU
- > Execute the following commands to compile and run the application using the Makefile flow

```
$ cd $SDACCEL_DIR/examples/xilinx/getting_started/host/helloworld_ocl/
$ make clean
$ make check TARGETS=sw emu DEVICES=$AWS PLATFORM all
```

>> The application will be compiled, if it is not up to date, and executed on the x86 CPU (host machine) displaying the result (see next slide)

Note: In the above command if either TARGETS is misspelled or value is not sw\_emu, hw\_emu, or hw then the full hardware bitstream generation process will be done



# **Software Emulation Output**

```
***** configutil v2018.2.op (64-bit)
 **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
INFO: [ConfigUtil 60-895] Target platform: /home/centos/aws-fpga/SDAccel/aws platform/xilin
x aws-vu9p-f1-04261818 dynamic 5 0/xilinx aws-vu9p-f1-04261818 dynamic 5 0.xpfm
emulation configuration file `emconfig.json` is created in current working directory
XCL EMULATION MODE=sw emu ./helloworld
xclProbe found 1 FPGA slots with xocl driver
                         SW Emulation
Found Platform
Platform Name: Xilinx
Found Device=xilinx aws-vu9p-f1-04261818 dynamic 5 0
                                Target Device
XCLBIN File Name: vector addition
INFO: Importing xclbin/vector addition.sw emu.xilinx aws-vu9p-f1-04261818 dynamic 5 0.xclbin
Loading: 'xclbin/vector addition.sw emu.xilinx aws-vu9p-f1-04261818 dynamic 5 0.xclbin'
Result =
Application
Output
TEST PASSED
make: Nothing to be done for `all'.
[centos@ip-172-31-48-105 helloworld ocl]$
```



# Summary





# Summary

- > SDAccel supports C, C++, and OpenCL languages
- > SDAccel uses Vivado, Vivado HLS, OpenCL compilers
- > OpenCL API are provided for application execution on F1
- > SDAccel uses Eclipse environment and rich ecosystem



# Lab Intro





#### **Lab Intro**

- In this lab you will go through a Makefile flow to build an "hello world" example, which performs vector addition of 256 elements design for software emulation
- > You then will modify the host code, using *gedit* editor, to change the values it adds and number of elements on which addition is performed. You will recompile the application and see the result
- > You will use pre-compiled binary image and run it on the AWS F1 instance



# Adaptable. Intelligent.



