


# **Objectives**

- > After completing this module, you will be able to:
  - >> Describe the three levels of debugging, including software emulation, hardware emulation, and hardware execution
  - >> Describe Chipscope-based hardware debugging in hardware execution

>> 2

**£** XILINX.





### **Debugging – Command Line/Makefile**

> Compile Host Code for debug: -g option in xcpp / g++ command

```
xcpp -g ...
```

- > Compile Kernel for debug: -g option in xocc command
  - >> SW Emulation: xocc -g -t sw\_emu ...
  - >> HW Emulation: xocc -g -t hw\_emu ...
- > Launch GDB standalone

```
gdb --args host.exe test.xclbin
```

>> 5

© Copyright 2018 Xilinx

**E** XILINX.


### printf - Kernel Debugging


- > Supports: SW/HW Emulation, System
- > Very valuable in
  - >> HW Emulation (limited GDB support)
  - >> System Run (GDB not supported)
- > Only supported by OpenCL kernels
  - >> Not by C/C++ kernels

>> 6

© Copyright 2018 Xilinx







```
printf - Use cases (2)
                                                                                        Global Size
                                                                                                         = 128
                                                   #define N 128
                                                                                        Work Group Size = 16
                                                     _kernel __attribute__ ((reqd_work_group_size(16,1,1)))
                                                   void K_VADD(__global int* A, ... int* B, ... int* R)
> Vector Addition: Case 2
                                                     int i = get_global_id(0);
    >> 2.048 KB allocated for each Kernel run
                                                     printf("Number of Vector Elements: %d\n", N);
    >> Case 1: Buffer size 2.048 KB
                                                     R[i] = A[i] + B[i];

    Top Memory Writes: Host and Device Global Memory

            Buffer
                                                                            3.072: 262.144 - printf
                                                   Size (KB)
                   0
                            0 1371.750
                                               N/A
                                                    263.168
                                                                                       1.024 - data
    0x0
                                                                           printf operations
    Top Memory Reads: Host and Device Global Memory
   Buffer
Address
            Context ID Command Queue ID Start Time (ms) Duration (ms)
                                                   Buffer
                                                            Reading
                                                   Size (KB)
                                                            Rate (MB/s)
                   0
                            0
                               7899.300
                                               N/A
                                                    262.144
                                                                    N/A
                            0 7946.950
                                               N/A
    0x2000

    Compute Unit Utilization (includes estimated device times)

                             Compute Kernel
                                               Global
                                                          Local
                                                           Work Size Of Calls
                                                                          8
    xilinx_kcu1500_dynamic_5... K_VADD_1 K_VA... 128:1:1
                                                                                 0.028 CU run time
                                                          16:1:1
                                                                                                     E XILINX.
                                              © Copyright 2018 Xilinx
```

```
printf - Use cases (3)
                                                                                    Global Size
                                                                                                     = 128
                                                 #define N 128
                                                                                    Work Group Size = 16
                                                            _attribute__ ((reqd_work_group_size(16,1,1)))
                                                 void K_VADD(__global int* A, ... int* B, ... int* R)
> Vector Addition: Case 3
                                                   int i = get_global_id(0);
    >> Case 2:
                                                   // printf("Number of Vector Elements: %d\n", N);
        - Buffer size 262.144 KB
        - CU Run time: 0.028 ms
                                                   R[i] = A[i]+B[i];
    v Top Memory Writes: Host and Device Global Memory
            Buffer
                                                  Buffer
                                                  Size (KB)
                                                           Rate (MB/s)
    Address
    0x0
                                                      1.024
                                                                          No printf operations
    v Top Memory Reads: Host and Device Global Memory
            Buffer
                                                         Reading
    Buffer
                                                  Size (KB)
                                                           Rate (MB/s)
                                                      0.512
    0x2000

    Compute Unit Utilization (includes estimated device times)

                                                     Local Number
Work Size Of Calls
                           Compute Kernel Global
                                                               Number Total
                                                                                     CU run time:
                                          Work Size
                           Unit
                                                                      Time (ms)
    xilinx_kcu1500_dynamic_5... K_VADD_1 K_VA... 128:1:1
                                                     16:1:1
                                                                                      ~7% faster
>> 10
                                                                                                 E XILINX.
                                            © Copyright 2018 Xilinx
```

### printf - Use cases (4)

- > Real Design Case Image processing
  - >> Image: 600x600 pixels
  - >> Single Kernel with printf
    - Processes: 1 pixel
    - Memory consumed by printf:  $2048 \times (600 \times 600)$  = 737,280,000
  - >> Design 6 different kernels with printf
    - Memory consumed by printf:  $2048 \times (600 \times 600) \times 6 = 4,423,680,000$
- > Tip: Comment out printf commands when optimizing your application


>> 11

© Copyright 2018 Xillinx

E XILINX.


#### **Enhanced Debug Checks in HW Emulation**

- > Checks
  - >> Un-initialized memory read by kernel
  - >> Out of Bounds array access
  - >> Use enable\_oob = true
  - >> Control via sdaccel.ini or GUI



Kernel ---


Run Configurations ...



i CRITICAL\_WARNING: [SDx-EM 12] Out of bound access while reading from argument "krnl\_vadd:b" at offset 0x1000

CRITICAL\_WARNING: [SDx-EM 10] Argument "krnl\_vadd:b" is trying to access un-initialized memory while reading at offset 0x1000.

© Copyright 2018 Xilinx



#### **Xilinx GDB Extensions** ➤ New GDB commands: two groups xprint queue [<cl\_command\_queue>] xprint event <cl\_event> - Group 1: Visibility into OpenCL run-time xprint mem [<cl\_mem>] data structures xprint kernel xprint all · cl\_command\_queue, cl\_event, cl\_mem xstatus all - Group 2: Visibility into the IPs on the xstatus --<ipname> xstatus --<ipname> platform (system run only) Typical usage: application hangs For example: host program is waiting for command queue to finish or on an Use xprintf to see unfinished events Debugging - 1-13 © Copyright 2018 Xilinx >> 14 **E** XILINX. © Copyright 2018 Xilinx



### **Debugging with ChipScope Bridge and Cores**


- > SDAccel supports hardware debugging using ChipScope cores
  - >> Bridge
  - >> System ILA
  - >> ILA
  - » VIO
  - >> Performance Monitor
- > SDAccel also supports protocol checker option
  - >> Additional hardware is inserted which monitors various AXI protocols
- > Adding cores will increase compilation time and resource utilization

>> 16

© Copyright 2018 Xillinx

### **Enabling ChipScope Debug and Protocol Checker**

- > In SDAccel GUI, select project.sdx to view project settings
- > Under Hardware Function settings pane, click checkboxes of ChipScope Debug and Protocol Checker for each kernel you want to debug
  - >> Compiler will instantiate appropriate cores, depending on data ports type, at the kernel interface level which then connects to Debug bridge
  - >> Vivado Hardware Manager will communicate with Debug bridge



**Debugging RTL Kernel on AWS** 

- > The Custom Logic (CL) is required to include the CL Debug Bridge provided by AWS as part of the HDK
- > Add any required standard Xilinx debug IP components like ILAs and VIOs
- > The CL Debug Bridge must be present in the design. If the CL debug bridge is not detected, Vivado will automatically insert one into the CL design

**E** XILINX.

### **CL Bridge Instantiation**

- > The nets connecting to the CL Debug Bridge must have the same names as the port names of the CL Debug Bridge, except the clock.
- > The clock to the CL Debug Bridge should be one of the various input CL clocks (clk\_main\_a0 and all the clk\_xtra\_\*)
- > When the net names are correct, these nets will connect automatically to the top level of the CL

>> 19

© Copyright 2018 Xilinx

**E** XILINX.

#### **Preparing RTL IP for Debugging**

- > Instantiate Xilinx' Integrated Logic Analyzer (ILA) if desired
  - An ILA IP should be created using Vivado IP Catalog and it should be customized according to the desired probes
    - The ILA can be instanced at any level in the hierarchy inside the CL and the nets requiring debug have to be connected with the probe input ports of the ILA
    - The clock to the ILA should be the same clock of the clock domain to which the nets under debug belong to
- > Instance Xilinx' Virtual Input/Output (VIO)
  - >> A VIO IP should be created using Vivado IP Catalog and it should be customized as needed
    - The VIO can be instanced at any level in the hierarchy inside the CL and the input/output nets should be connected as desired
    - The clock to the VIO should be the same clock of the clock domain to which the VIO output/input probe signals belong to
- > Set set\_param chipscope.enablePRFlow true in the tcl command during synthesis and implementation

>> 20


**XILINX**.


### **Xilinx Virtual Cable for Debugging**

- > EC2 FPGA platforms support Virtual JTAG capability by emulating JTAG over PCle
- > AWS FPGA Management Tools enables running an in-target service (in Linux userspace) implementing Xilinx Virtual Cable (XVC) protocol which allows (local or remote) Vivado to connect to a target FPGA
- > Execute following command in Linux shell on the target instance to start the server
  - \$ sudo fpga-start-virtual-jtag -P 10201 -S 0
  - >> -P 10201 is the port for which XVC should have been configured
  - >> -S 0 is the slot number where the FPGA AFI is typically loaded

>> 21

© Copyright 2018 Xilinx





### **Debugging Steps**

- > Enable ChipScope bridge
- > Generate bitstream
- > Modify host code to pause after FPGA is programmed if using Run mode, otherwise use Debug mode and set a breakpoint after the FPGA is programmed
- > Launch Xilinx Virtual Cable service
- > Launch Vivado, open hardware manager, and make hardware connection
- > Load debug nets info (load \*.ltx file)
- > Setup trigger conditions
- > Arm ILA cores
- > Continue application execution
- > Analyze signals in waveform window after the desired trigger condition is met



## **Summary**

- > Host code can be debugged in software emulation, hardware emulation, and system run
- > Kernel code can be debugged in software emulation and hardware emulation (limited)
- > Use printf() to debug kernels
- > Use ChipScope bridge, ILA, VIO, performance monitor, and protocol checker cores to debug hardware
- > Use Xilinx Virtual Cable management tool to talk to the hardware

>> 26



### **Lab Intro**

> This lab is continuation of the previous (RTL-Kernel Wizard Lab) lab. You will add ChipScope cores to monitor the activities taking place at the kernel interface level and perform software debugging using SDx debug capabilities.

