# **SDAccel Flows**

SDx 2018.2





#### **Objectives**

- > After completing this module, you will be able to:
  - >> Distinguish between host application compilation and kernel compilation
  - >> List three modes in which you can compile your application
  - >> List application development flows



#### **Outline**

- Development Flows on AWS
- > SDAccel Build and Execution Methods
- SDAccel Testing and Execution Modes
- > Project Creation and Reports
- Summary
- > Lab Intro
- Appendix






### **AWS Developer Flows**


- > AWS provides all necessary tools in the cloud
  - >> Run the tools on less expensive general AWS compute instances (e.g. C4/C5)
  - >> Use costlier F1 instance for hardware verification




### **AWS Developer Flows (2)**

- > F1 programs built with SDAccel (OpenCL) or from RTL/HLS kernels
  - >> SDAccel offers a combined host-kernel development flow









#### **AFI Creation Flow Overview**

Kernel compilation needed to generate bitstream and AFI



Create SDAccel kernels from C/C++, OpenCL or RTL


Automatically generate the FPGA binary

Create the encrypted Amazon FPGA Image



# **Creating SDAccel Kernels from RTL IP (1/2)**

- > Custom RTL IP must be packaged as SDAccel "Kernels"
- > Kernels must comply with SDAccel interface requireme
- > Kernels should be designed with performance goals in mind
  - >> Interface bandwidth
  - >> Memory accesses
  - >> Physical design and timing closure




RTL kernel with SDAccel compliant interface




### **Creating Kernels from RTL IP (2/2)**

- > SDAccel RTL Kernel Wizard assists in packaging existing RTL IP as Kernels
- > Creates Kernel container file (XO file)
  - >> Kernel XML meta-data
  - >> RTL files
  - >> Vivado IP project
- > XO files are the key 'building blocks' used by SDAccel to assemble the final FPGA design




#### **SDAccel RTL Kernel Wizard**





# Creating Kernels from C/C++, OpenCL (1/2)

- Parallelizing compiler generates highperformance HW kernels from OpenCL, C, and C++
- > Advanced optimizations tuned for Xilinx FPGA devices
  - >> Memory partitioning
  - >> DSP block inferencing
  - >> Loop unrolling, loop pipelining
- Creates HW kernel with necessary AXI interfaces
- > Automatically generates SDAccel .xo file



SDAccel kernel



### Creating Kernels from C/C++, OpenCL (2/2)

- > Comprehensive language support
  - >> OpenCL 1.3 embedded profile
  - >> OpenCL 2.0 Pipes
  - >> OpenCL 2.0 Image Objects
- > N-dimensional kernel ranges
- > SIMD with vector types
- > Math library functions
- > Rich set of examples on Github


```
kernel attribute ((reqd work group size(16,16,1)))
void mult( global int* a,
          global int* b,
          global int* output)
 int r = get local id(0);
 int c = get local id(1);
 int rank = get local size(0);
 int running = 0;
 for(int index = 0; index < 16; index++){</pre>
   int aIndex = r*rank + index;
   int bIndex = index*rank + c;
    running += a[aIndex] * b[bIndex];
 output[r*rank + c] = running;
 return;
```

OpenCL matrix multiplication example



# Compiling the Platform (1/2)

- The SDAccel compiler assembles the FPGA design
- > Automatically instantiates the kernels and F1 shell
- > Automatically generates DDR interfaces and interconnect logic
- > Makes all the necessary connections




Assembled FPGA Design



# Compiling the Platform (2/2)


- SDAccel runs synthesis and place & route on assembled FPGA design
- > Generates FPGA binary (.xclbin)
- Multiple iterations might be required to meet timing goals
- > For best results, Kernels should be designed with recommendations from the *UltraFast Design*Methodology Guide for the Vivado Design Suite





### **Creating an Amazon FPGA Image**

- > Xclbin is converted to an encrypted Amazon FPGA Image (AFI)
- > AFIs are created and securely stored by an AWS backend service
- > Distributable awsxclbin only contains the AFI id
- AFI id is used at runtime to download the AFI from the Vault into the FPGA
- > Application developers have no access to acceleration RTL IP





#### Host Application Development Flow Overview



Setup OpenCL in host application


Run host application with FPGA kernels

Use analysis tools to optimize application



### **Developing Application Code**


- > Application written in C/C++, compiled with GCC
- > OpenCL API used to communicate with FPGA
- > OpenCL runtime and AWS drivers enable the communication with the FPGA hardware
- > Host Application can take many forms
  - >> Standalone executable
  - >> Plugin, shared lib, etc...
  - Server for client-server system



XILINX.

### **Executing with the Amazon FPGA Image**

- > Host application loads the AFI-id from the awsxclbin metadata
- > Host application contacts the AWS storage with the AFI-id
- > Backend service downloads the AFI into the FPGA
- > Host application can dynamically swap and replace AFIs during runtime





# **SDAccel Build and Execution Methods**





#### **Build and Execution Methods and Modes**

- > SDAccel supports two methods to build and execute applications
  - >> Makefile flow
  - >> GUI flow
- > Both methods require some environments setup
- > Both methods go through fundamental steps of compilation
- > SDAccel supports application compilation, testing, and execution in three modes
  - >> SW Emulation
  - >> HW Emulation
  - >> System



#### **Environment Setup**

#### > AWS

```
source /opt/xilinx/rte/setup.sh
source /opt/Xilinx/SDx/2018.2.op2258646/settings64.sh
```

- > To get the list of locally supported DSAs
  - >> xocc -list xdevices
- > AWS

xilinx:aws-vu9p-f1-04261818-dynamic\_5\_0



### Compilation

#### > Two parts

>> Host: g++ / gcc compiler

xcpp (2018.2)


>> Kernel: xocc - Xilinx specific

- > g++/gcc compiler: v 4.8.5
  - >> Delivered with SDAccel

<SDx\_install\_dir>/Vivado\_HLS/lnx64/tools/gcc/bin/g++

- >> To get completer version : g++ --version
- Automatically used by SDAccel setup
- > xocc compiler

>> Goal: to compile Kernels and store them in XCLBIN binary container





# **SDAccel Testing and Execution Modes**





# **SDAccel Testing and Execution Modes**

CPU Emulation	Hardware Emulation	Hardware Execution	
Host application runs with a C/C++ or OpenCL model of the Kernels	Host application runs with a simulated RTL model of the Kernels	Host application runs with actual FPGA implementation of the Kernels	
Confirm functional correctness of the system	Test the host / kernel integration, get performance estimates	Confirm system runs correctly and with desired performance	
Fastest turnaround time	Best debug capabilities	Accurate performance results	



# **Project Creation and Reports**





### **Project Creation Flow**


- > Identify workspace
- > Select platform
- > Create a project using predefined template, or empty project and importing source files
- > Run software and hardware emulations, and eventually full system build



### **Invoke SDAccel and Identify Workspace**

#### > Invoke SDAccel in GUI mode by typing sdx at the terminal prompt


- >> The workspace selection dialog box will appear
- >> Browse to desired directory and click Select
- >> Clicking OK will create a directory






#### **Select Custom Platform**

- > Click on the Add Custom Platform link
  - 1 The Hardware Platform Repositories form will be displayed
  - 2 Click on the Plus sign
  - 3 Browse to SDAccel/aws-platform/Xilinx-aws-vu9p-fl-04261818\_dynamic\_5\_0 and click OK
  - 4 Click **Apply** and **OK** again





Xilinx SDx™ IDE

**Add Custom Platform** 

Create SDx Project

€ Welcome 🛱


/home/centos/aws-fpga/SDAccel/aws\_platform/xilinx\_aws-vu9p-f1-04261818\_dynamic\_5\_0



### **Create a Project and Import Source Files**


#### > Click on the Create SDx Project link

- Enter a project name in the Project name field and click Next
- >> Observe the selected hardware platform, click **Next**
- Observe System configuration and Runtime language, click Next
- >> Select Empty Application and click Finish
  - You can add the source file after the project is created
- > Right-click on src in the project explorer and select import
  - Select General > Filesystem and then click on Next
  - >> Browse to the source file directory and click **OK**
  - Select the necessary files
  - >> Click Finish
    - The files will be imported under the src folder







#### **Software Emulation**



- >> Click on the button to see functions defined in the design
  - Notice in this example vector\_add is the only function selected
  - Click OK
  - Notice that the function is added for acceleration
- > Notice that by default Emulation-SW (software) is selected
- > Click on the Run button
  - >> This will build (compile) the project and run it
- > A new tab, Reports, will be created







### **Software Emulation Run Output**

> See the compilation progress in the CDT Build Console view of the Console tab

\*\*\*\*\* configutil v2018.2.op (64-bit)

> See the loading and execution of the application in the Console tab

```
    Problems 
    □ Console 
    □ Properties

                                                                 CDT Build Console [hello
14:50:54 **** Build of
                      configuration Emulation-CPU for project hello ****
/opt/Xilinx/SDx/2017.1.op/bin/xocc -t sw emu --platform /home/centos/aws-fpga/SDAccel/aws platform/xilinx
 **** SW Build 1933108 on Fri Jul 14 11:54:19 MDT 2017
   ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved
Attempting to get a license: ap openci
INFO: [XOCC 17-1223] The version limit for your license is '2017.10' and will expire in 4 days. A version
Feature available: ap opencl
INFO: [XOCC 60-585] Compiling for software emulation target
                     Target platform: /home/centos/aws-fpga/SDAccel/aws platform/xilinx aws-vu9p-f1 4dd
INFO: [XOCC 60-423] Target device: xilinx:aws-vu9p-f1:4ddr-xpr-2pr:4.0
INFO: [XOCC 60-242] Creating kernel: 'vector_add'
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created binary container 1/vector add.xc
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 7s
/opt/Xilinx/SDx/2017.1.op/bin/xocc -t sw_emu --platform /home/centos/aws-fpga/SDAccel/aws_platform/xilin
***** xocc v2017.1 sdx (64-bit)
 **** SW Build 1933108 on Fri Jul 14 11:54:19 MDT 2017
   ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
INFO: [XOCC 60-899] Reading --xp value from platform: param:compiler.lockFlowCritSlackThreshold=0
Attempting to get a license: ap_opencl
INFO: [XOCC 17-1223] The version limit for your license is '2017.10' and will expire in 4 days. A version
Feature available: ap opencl
INFO: [XOCC 60-629] Linking for software emulation target
TNEO: [XOCC 60-895]
                     Target platform: /home/centos/aws-fpga/SDAccel/aws platform/xilinx aws-vu9p-f1 4dd
                    Target device: xilinx:aws-vu9p-f1:4ddr-xpr-2pr:4.0
INFO: [XOCC 60-423]
INFO: [XOCC 60-586] Created binary container 1.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 7s
/opt/Xilinx/SDx/2017.1.op/bin/xcpp -DSDX_PLATFORM=xilinx:aws-vu9p-f1:4ddr-xpr-2pr:4.0 -D_USE_XOPEN2K8
/opt/Xilinx/SDx/2017.1.op/bin/xcpp -DSDX_PLATFORM=xilinx:aws-vu9p-f1:4ddr-xpr-2pr:4.0 -D USE_XOPEN2K8
/opt/Xilinx/SDx/2017.1.op/bin/xcpp -o "hello.exe" src/host.o src/xcl2.o -lxilinxopencl -lpthread -lrt -l
/opt/Xilinx/SDx/2017.1.op/bin/emconfigutil --od .--platform /home/centos/aws-fpga/SDAccel/aws_platform/>
***** configutil v2017.1_sdx (64-bit)
 **** SW Build 1933108 on Fri Jul 14 11:54:19 MDT 2017
   ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
INFO: [ConfigUtil 60-895] Target platform: /home/centos/aws-fpga/SDAccel/aws-platform/xilinx-aws-vu9p
emulation configuration file 'emconfig.ison' is created in ./. directory
14:51:21 Build Finished (took 26s.385ms)
```

```
**** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
INFO: [ConfigUtil 60-895] Target platform: /home/centos/aws-fpga/SDAccel/aws platform/xilin
x aws-vu9p-f1-04261818 dynamic 5 0/xilinx aws-vu9p-f1-04261818 dynamic 5 0.xpfm
emulation configuration file `emconfig.json` is created in current working directory
XCL EMULATION MODE=sw emu ./helloworld
xclProbe found 1 FPGA slots with xocl driver
Found Platform
Platform Name: Xilinx
Found Device=xilinx aws-vu9p-f1-04261818 dynamic 5 0
                                arget Device
XCLBIN File Name: vector addition
INFO: Importing xclbin/vector addition.sw emu.xilinx aws-vu9p-f1-04261818 dynamic 5 0.xclbin
Loading: 'xclbin/vector addition.sw emu.xilinx aws-vu9p-f1-04261818 dynamic 5 0.xclbin'
Result =
Applicatio
Output
TEST PASSED
make: Nothing to be done for `all'.
[centos@ip-172-31-48-105 helloworld ocl]$
```




### **Hardware Emulation and System Runs**

- > Select Emulation-HW or System as an active configuration
- > On AWS, Xilinx Runtime (xrt) library is used to perform hardware emulation and in hardware system run
  - >> It requires super user elevation for execution
- > Elevate to su and source the runtime environment by executing the following commands from the current build directory and then start SDx

```
$ sudo sh
$ source /opt/xilinx/xrt/setup.sh
```

> In Run Configuration set \$LD\_LIBRARY\_PATH





### **Hardware Emulation Output**

```
INFO: [ConfigUtil 60-895] Target platform: /home/centos/aws-fpga/SDAccel/aws platform/xilinx aws-vu9p
-f1-04261818 dynamic 5 0/xilinx aws-vu9p-f1-04261818 dynamic 5 0.xpfm
emulation configuration file `emconfig.json` is created in current working directory
XCL EMULATION MODE=hw emu ./helloworld
xclProbe found 1 FPGA slots with xocl driver running
Found Platform
Platform Name: Xilinx
Found Device=xilinx aws-vu9p-f1-04261818 dynamic 5 0
XCLBIN File Name: vector addition
INFO: Importing xclbin/vector addition.hw emu.xilinx aws-vu9p-f1-04261818 dynamic 5 0.xclbin
Loading: 'xclbin/vector addition.hw emu.xilinx aws-vugp-f1-04261818 dynamic 5 0.xclbin'
INFO: [SDx-EM 01] Hardware emulation runs simulation underneath. Using a large data set will result in
long simulation times. It is recommended that a small dataset is used for faster execution. This flow d
oes not use cycle accurate models and hence the performance data generated is approximate.
Result =
Application
Output
TEST PASSED
INFO: [SDx-EM 22] [Wall clock time: 18:36, Emulation time: 0.00375683 ms] Data transfer between kernel(
s) and global memory(s)
BANK0
             RD = 1.000 KB
                                      WR = 0.500 KB
BANK1
             RD = 0.000 \text{ KB}
                                      WR = 0.000 KB
                                                           Data transfer rate
BANK2
             RD = 0.000 \text{ KB}
                                      WR = 0.000 KB
BANK3
             RD = 0.000 KB
                                      WR = 0.000 KB
```

```
i INFO: [SDx-EM 01] Hardware emulation runs detailed simulation undernear INFO: [SDx-EM 22] [Wall clock time: 15:51, Emulation time: 0.007938 ms]

BANKO RD = 2.000 KB WR = 1.000 KB

BANK1 RD = 0.000 KB WR = 0.000 KB

BANK2 RD = 0.000 KB WR = 0.000 KB

BANK3 RD = 0.000 KB WR = 0.000 KB
```

```
Attempting to get a license: ap opencl
Feature available: ap opencl
INFO: [XOCC 60-585] Compiling for hardware emulation target
Running SDx Rule Check Server on port:33547
INFO: [XOCC 60-895] Target platform: /home/centos/aws-fpga/SDAccel/aws platform/xilinx aws-vu9p-f1
04261818 dynamic 5 0/xilinx aws-vu9p-f1-04261818 dynamic 5 0.xpfm
INFO: [X\overline{O}CC 60-4\overline{23}] Target device: xilinx aws-\overline{v}u9p-f1-\overline{0}4\overline{2}61818 dynamic 5 0
INFO: [XOCC 60-242] Creating kernel: 'vector add'
===>The following messages were generated while performing high-level synthesis for kernel: vector a
dd Log file:/home/centos/aws-fpga/Makefile flow/helloworld ocl/ x/vector addition.hw emu.xilinx aws-v
u9p-f1-04261818 dynamic 5 0/vector add/vivado hls.log :
INFO: [XOCC 204-61] Option 'relax ii for timing' is enabled, will increase II to preserve clock frequ
ency constraints.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.1'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.2'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3
INFO: [XOCC 204-61] Pipelining loop 'vadd writeC'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-244] Generating system estimate report...
INFO: XXXCC 60-1092| Generated system estimate report: /home/centos/aws-fpga/Makefile flow/helloworld
ocl/ x/reports/vector addition.hw emu.xilinx aws-vu9p-f1-04261818 dynamic 5 0/system estimate vector
 addition.hw emu.xilinx aws-vu9p-f1-04261818 dynamic 5 0.xtxt
INFO: [XOCC 60-586] Created xclbin/vector addition.hw emu.xilinx aws-vu9p-f1-04261818 dynamic 5 0.xo
```



### **Hardware Emulation HLS Report**

#### Synthesis Report for 'vector\_add'

#### General Information

Date: Fri Oct 27 15:49:32 2017

Version: 2017.1 (Build 1846317 on Fri Jul 14 12:21:14 MDT 2017)

Project: vector\_add

Solution: solution\_OCL\_REGION\_0

Product family: virtexuplus

Target device: xcvu9p-flgb2104-2-i

#### Performance Estimates

∃ Timing (ns)

□ Summary

Clock Target Estimated Uncertainty ap\_clk 4.00 2.92 1.08

#### Performance Estimates

∃ Timing (ns)

#### □ Summary

Clock Target Estimated Uncertainty ap\_clk 4.00 2.92 1.08

□ Latency (clock cycles)

#### Summary

Latency Interval
min max min max Type
? ? ? none

□ Detail

#### □ Instance

N/A

#### Loop

	Late	ency		Initiation I	nterval		
Loop Name	min	max	Iteration Latency	achieved	target	Trip Count	Pipeline
- Loop 1	?	?	?	-	-	?	n
+ readA	?	?	3	1	1	?	ye
+ readB	?	?	3	1	. 1	?	ye
+ vadd_writeC	?	?	3	1	1	7	ve

#### **Utilization Estimates**

#### Summary


Name	BRAM_18K	DSP48E	FF	LUT	URAM
DSP	-	-	-	-	-
Expression	-	-	0	853	-
FIFO	-	-	-	-	-
Instance	2	-	796	1068	-
Memory	2	-	0	0	-
Multiplexer	-	-	-	2010	-
Register	-	-	1522	-	-
Total	4	0	2318	3931	0
Available	4320	6840	2364480	1182240	960
Utilization (%)	~0	0	~0	~0	0

#### Summary

RTL Ports	Dir	Bits	Protocol	Source Object	C Type
s_axi_control_AWVALID	in	1	s_axi	control	pointer
s_axi_control_AWREADY	out	1	s_axi	control	pointer
s_axi_control_AWADDR	in	6	s_axi	control	pointer
s_axi_control_WVALID	in	1	s_axi	control	pointer
s_axi_control_WREADY	out	1	s_axi	control	pointer
s_axi_control_WDATA	in	32	s_axi	control	pointer
s_axi_control_WSTRB	in	4	s_axi	control	pointer
s_axi_control_ARVALID	in	1	s_axi	control	pointer
s_axi_control_ARREADY	out	1	s_axi	control	pointer
s_axi_control_ARADDR	in	6	s_axi	control	pointer
s_axi_control_RVALID	out	1	s_axi	control	pointer
s_axi_control_RREADY	in	1	s_axi	control	pointer
s_axi_control_RDATA	out	32	s_axi	control	pointer
s_axi_control_RRESP	out	2	s_axi	control	pointer
s_axi_control_BVALID	out	1	s_axi	control	pointer
s_axi_control_BREADY	in	1	s_axi	control	pointer
s_axi_control_BRESP	out	2	s_axi	control	pointer
ap_clk	in	1	ap_ctrl_hs	vector_add	return value
ap_rst_n	in	1	ap_ctrl_hs	vector_add	return value
interrupt	out	1	ap_ctrl_hs	vector_add	return value
stall_start_ext	out	1	ap_ctrl_hs	vector_add	return value
stall_done_ext	out	1	ap_ctrl_hs	vector_add	return value
stall_start_str	out	1	ap_ctrl_hs	vector_add	return value
stall_done_str	out	1	ap_ctrl_hs	vector_add	return value
stall_start_int	out	1	ap_ctrl_hs	vector_add	return value
stall_done_int	out	1	ap_ctrl_hs	vector_add	return value
m_axi_gmem_AWVALID	out	1	m_axi	gmem	pointer
m_axi_gmem_AWREADY	in	1	m_axi	gmem	pointer
m_axi_gmem_AWADDR	out	64	m_axi	gmem	pointer



### Hardware Emulation Run Reports – Profile Summary






# Hardware Emulation Run Reports – Profile Summary (2)

Top Operations	Kernels & C	Compute Units	Data Trans	ofers OpenCL A	Pls						
v Data Transfer:	Host and (	Global Memory	,								
Context:Number of Devices	Transfer Type	Number Of Transfers	Transfer Rate (MB/s)	Average Bandwidt Utilization (%)		rage e (KB)	Total Time (ms	Average Time (ms	)		
context0:1	READ	1	N/A	Other Control	N/A	16.38	-		N/A		
context0:1	WRITE	1	N/A		N/A	32.76	8	N/A	N/A		
v Data Transfer:	Kernels ar	nd Global Mem	ory								
Device			Compute Unit, Port Name	/ Kernel Arguments	DDR Ba	nk L		Number Of Transfers	Transfer Rate (MB/s)	Average Bandwidth Utilization (%)	Average Size (KB)
xilinx_aws-vu9p-f1	-04261818_0	dynamic_5_0-0	All	All			READ	1024	1297.070		0.06
xilinx_aws-vu9p-f1	-04261818_0	dynamic_5_0-0	All	All		0	WRITE	512	648.537	5.630	0.06



## Hardware Emulation Run Reports – Application Timeline







### Hardware (System) Build


- > Select the System mode by clicking on the drop-down button
- > Right-click on the project folder and select Clean Project
- > Click on the Run button
- > When run is completed, click through various reports (next slide)
- Select File > Exit to close the GUI
- > Next create an AFI image
- > Run the application



#### Hardware (System) Build Reports









# Summary





#### **Summary**

- Host application compilation is done through Gcc compiler generating .exe file that runs on a host (x86) CPU
- > Kernels are compiled using xocc compiler, and Vivado place and route is used to generate xclbin file
- > Emulation-SW, Emulation-HW, and System are the three modes in which you can compile your application
- > SDAccel supports both Makefile and GUI development methods



# Lab Intro





#### Lab Intro

- > In this lab you will use one of the application templates available in SDAccel to create a project using the GUI flow. You will use one function as a target kernel and build the design. You will go through all three build modes to test the functionality
- You will review HLS report for the generated kernel and the system estimate report for the entire system
- You will perform profile and timing analysis for both Emulation-HW and System builds



# Appendix





#### **Host Compilation**

> Host compilation is required to generate executable file

```
CXX = xcpp
# HOST Sources and Host Executable files
HOST EXE = host.exe
HOST SRC CPP = ../src/host 1.cpp ../src/common help functions.cpp
HOST_SRC_H = ../src/host_kernel_def.h ../src/common_help_functions.h
# Runtime Libraries
OPENCL INC = $(XILINX SDX)/runtime/include/1 2
OPENCL LIB = $(XILINX SDX)/runtime/lib/x86 64
# Compilation
.PHONY: all
all: compile
compile: $(HOST EXE)
$(HOST EXE): $(HOST SRC CPP) $(HOST SRC H)
                                                                                  Compilation
        $(CXX) -10penCl -I$(OPENCL_INC) -L$(OPENCL_LIB) -o $@ $(HOST_SRC_CPP)
                                                                                  against ICD* file
                                                              host.exe
$ make -f ../make_files/make_file_compile.mk all
                                                                            ICD* = Installable Client Driver
```



#### **ICD** File

- > ICD Installable Client Driver
  - >> Enables Host code to work with platforms from Multiple Vendors
  - >> xilinx.icd file should be located in /etc/OpenCL/vendors
    - Should contain this line libxilinxopencl.so
  - >> Automatically created by running install.sh generated by xbinst
  - >> You may create it manually using **sudo** mode

Note: if xilinx.icd file does not exist and you do not have permission to create it (ex: Xilinx machines) replace -IOpenCL by -Ixilinxopencl in Makefile

> Note: SDx GUI does not use ICD yet.



### **Kernel Compilation**

#### > Two Modes:

- >> Build mode
  - Single xocc command generates XCLBIN file
  - Convenient to use when all kernels are located in a single file
- >> Compilation / Link mode
  - Two Commands used to generate XCLBIN
    - xocc --compile
      xocc --link
  - Convenient to use when working
    - With multiple Kernel files
    - Need to compile only a subset of kernels
  - SDx GUI uses this mode
- > Kernel compilation needed to generate bitstream and AFI



#### **Kernel Compilation – SW Emulation**

\$ make -f ../make files/make file compile.mk all

```
XOCC = XOCC
DEVICE = xilinx:xil-accel-rd-ku115:4ddr-xpr:4.0
TARGET = sw emu
# Kernel Source and XCLBIN files
                                                           Tip: naming convention helps to store
              = kernels.$(TARGET).xclbin
XCLBIN
                                                               XCLBINs for all targets
KERNEL SRC CL = ../src/K ALL.cl
                                                            -t : defines compile target
# Compilation
                                                                sw_emu: SW emulation
.PHONY: all
                                                                hw emu: Hardware emulation
all: compile
                                                                         Hardware
                                                                hw:
compile: $(XCLBIN)
$(XCLBIN): $(KERNEL SRC CL)
        $(XOCC) -t $(TARGET) --platform $(DEVICE) -o $@ $(KERNEL_SRC_CL)
                                                                                   Build mode
```



→ kernels.sw emu.xclbin

# Adaptable. Intelligent.



