

3.7 It is a stlatch. it uses sequential because that memory

S N Q Q


Not use,

1 0

1 0

1 mem


3.20 a) 5 = (625) b) 1092 625 = between 9 nm 10 40 (10 bits)




a state machine is a machine that user in pas to change augin

Cur state	injuts [next state	"Tot table!
\ \ \	g , ,	Currente Inext state
5 2	* / sって	\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\
5,	/ ŝ,	52 50
' 9	(C) N + ((S)	β) , .
	5, ( )0 K) T 12(1	β) t / (/ 2+ / β+ / F)


{	5	input	[ ]	5,
9	0	A		2
0	,	R	9	/
1	ġ		1	9
Q	0	_ 	9	0
Ø	۵	IP	n /	0






This is a 4 bit register that uses d-flip-flip switches that are asynchronous. The output is a 4 bit q.


•	۹٠									
	Clock pulse									
	Next values	Reset:	Θ	1	Enable:	Θ	1	D:	6	
	Clock pulse									
	Next values		1	١	Enable:	Θ	١	D:	5	
	Clock pulse									
	Next values		Θ	١	Enable:	Θ	١	D:	1	
	Clock pulse									
	Next values		Θ	١	Enable:	Θ	١	D:	3	
	Clock pulse									
	Next values		Θ	١	Enable:	1	١	D:	3	
	Clock pulse									
	Next values		Θ	ı	Enable:	1	١	D:	13	
	Clock pulse									
	Next values		Θ	١	Enable:	1	١	D:	9	
	Clock pulse									
	Next values		Θ	١	Enable:	1	١	D:	14	
	Clock pulse									
	Next values		Θ	ı	Enable:	Θ	ı	D:	13	
	Clock pulse									
	Next values		1	I	Enable:	0	ı	D:	1	
	Clock pulse									
	Next values		Θ	ı	Enable:	1	ı	D:	12	
	Clock pulse									
	Next values		Θ	ı	Enable:	1	ı	D:	15	
	Clock pulse									
	Next values		Θ	ı	Enable:	1	ı	D:	5	
	Clock pulse		_		F					
	Next values   Clock pulse		Θ	ı	Enable:	1	ı	D:	6	
			•	ī	Enable:	1	ī	٠.	1	
	Next values Clock pulse		Θ	1	Enable:	1		D:	1	
	Next values		Θ	ī	Enable:	Θ	ī	D:	8	
	Clock pulse		U		Ellable.	U		υ.	•	
	Next values		Θ	ī	Enable:	1	ī	D:	3	
	Clock pulse		U		Ellabte.	-		υ.	3	
	Next values		Θ	ī	Enable:	Θ	ī	D:	14	
	Clock pulse		٠		Lilabec.	Ü		٥.		
	Next values		Θ	ī	Enable:	Θ	ī	D:	5	
	Clock pulse		·		Lindo ec.	·		٠.		
	Next values		Θ	ī	Enable:	Θ	ī	D:	5	
	Clock pulse							•		
	Next values		1	ī	Enable:	Θ	ī	D:	2	
	Clock pulse								_	
	Next values		Θ	ī	Enable:	Θ	ī	D:	13	
	Clock pulse									
	Next values		Θ	ī	Enable:	1	ī	D:	Θ	
	Clock pulse									
	Next values		1	ī	Enable:	Θ	ī	D:	4	
	Clock pulse									
	Next values		Θ	Ī	Enable:	Θ	1	D:	14	



This is a 4 bit reg that increments from its output. The clock controls when the data is transferred. The reset clears the contents.



This is an example of how ram works. The address of the data, the data itself, the clock to control the speed, and write to change the data are all inputs for the ram circuit.



DataIn is the raw input data that may be redirected back to the program RAM.

AddressBus is the selector that chooses which four bits of the program\_ram will be accessed. Invert is the operation that flips the bits of the Dataln using the alu and sends the result to the ALUout.

Arith is the operation that performs arithmetic or bitwise functions on the DataIn using the alu and sends the result to the ALUout.

Pass is the operation that passes the Dataln and AddressBus values to the ALUout and DataBus outputs without any changes.

EnableAccumulator is the signal that triggers the four\_bit\_reg to store the DataIn value in its register.

Reset is the signal that resets the four\_bit\_reg value to 0.

WriteToRam is the process that writes data from the CPU to a specific memory address in the program ram using the AddressBus and DataIn values.

ReadFromRam is the process that reads data from a specific memory address in the program\_ram and sends it to the DataBus output using the AddressBus value.