



**MD IFTAKHAR KABIR SAKUR**

**25<sup>th</sup> BATCH**

**COMPUTER AND COMMUNICATION ENGINEERING**

**International Islamic University Chittagong**

**COURSE CODE: CCE-2411**

**COURSE TITLE: DIGITAL LOGIC DESIGN**

**COURSE TEACHER:**

**PROF. RAZU AHMED**

I CEE - 24111

## Digital Logic Design

### Digital Electronics :-

Branch of electronic deals with Digital Circuit. Digital circuit handle digital signal that accepts only two distinct value.

High & Low or Binary 1 or 0.

DLD is foundational to the fields of Electrical Engineering & Computer Engineering.

These characteristics may involve power, current, Logical Function, protocol & User input. DLD used to develop hardware, (Circuit boards & microchip processors).

This hardware processes (User Input, System protocol, & other data in computers, navigational

Cell phones or other high-tech systems.

(analog signal)

Analog :- A quantity that has continuous values.

Examples:- Air temperature (quantities

that can't change abruptly, instantaneously)

Digital - A quantity that has discrete values.

Examples:- Air temperature sampled at a given period.

① Digital data can be processed & transmitted more efficiently & reliably than analog data.

→ Digital Data requires less space.

→ Digital Data reduces noise.

(e.g. digital TV) without any loss of quality.

## ⊕ Digital Signals:

→ Through digitizing process:

→ Analog signals as input

→ Sampling (at certain frequency rates)

→ Quantization

→ Digital Signals

## An Analog Electronic System:

⊕ Original Sound waves → Microphone → Audio Signal

Sound waves

Amplified ← Linear  
Amplifier

Reproduced


Sound waves

← Audio signal

processing of ECG to extract QRS complex

ECG → QRS detection

## A System Using Digital & Analog Methods



Binary Digits

→ High(1) & Low(0)

→ Positive Logic: 1 is High, 0 is Low

→ Negative Logic: 0 is HIGH, 1 is LOW

→ HIGH & LOW are actually representing voltage Level.

② Codes :- groups of bits to represent  
Numbers, symbols, etc

## Logic Levels

$\Rightarrow$  The voltages to represent a 1 & 0.

HIGH:- ~~atmosphere~~ ~~good environment~~

within a specified minimum & maximum  
high voltage value.


LOW:-

within a specified minimum & maximum  
low voltage value.

Example:

CMOS type IC - HIGH:  $(2, 3.3)V$



Low:  $(0, 0.8)V$



## Digital Waveforms

→ Consists of voltage level that changes back and forth between HIGH & LOW levels.

There are positive-going & negative-going pulses.



## More about Digital waves

pulse (ideal case) :-

leading & trailing

Leading edges :-

This can be rising or falling edge depending on the pulses type.

It starts at time  $t_0$ .


Trailing Edges :-

This can be rising or falling edge depending on the pulses type.

This edge occurs at time  $t_1$ .

Index no :- Showing due to number  
. cap. profit and prius off no.

Height measured between  
HIGH & LOW (on Vice Versa)  
 $t_r$  is measured within 10% to 90% of  
pulse Amplitude



Rise time  
(Time required to go  
from Low to HIGH)

Fall time  
(Time required to go from  
HIGH to LOW)

Overshoot :- Saturation

Ringing :- limit to zero after first

Droop :-

\*Duration of pulse measured at 50% points  
On the rising and falling edges.

## Waveform Characteristics

### Pulse Trains:-

Series of impulses can be found in Digital Systems are called as pulse trains.


This can be classified as periodic & Non-periodic (A waveform does not repeat itself ~~as~~ at a fixed interval).

Periodic:- Repeating the same waveform at a fixed intervals.

① Total of time that a waveform repeat itself is called period.

② Rate of how many times a waveform repeats itself.

Duty Cycle:- Ratio of the pulse width to period in percentage.



Digital signal having a fixed and regular period is called **Periodic**

$$\text{Period} = T_1 = T_2 = T_3 = T_4$$

nonperiodic

Periodic

meaning to periodically add and subtract

\* for each waveform it is given as

Duty Cycle:-

$T = 1/F$  with periodic waveform

or,  $F = 1/T$  with no

So Duty cycle =  $\frac{t_w}{T} \times 100\%$  what

bit time of each bit in a sequence

Bit time: Each bit in a sequence occupies a defined time interval.

Clock: A basic timing waveform that is used to synchronize all waveforms in digital systems.


## Timing Diagrams:-

A graph of digital waveforms showing the actual time relationship of two or more waveforms, and how each waveform changes in relation to the others.

Clock

- Must be periodic
- Used to synchronize all waveforms in digital systems.
- Each intervals between pulses in clock equals the time for one bit.  
& clock does not carry any information

Itself.



BIT Sequence represented by waveform A


## Timing Diagram

The states of all waveforms at any specified time. The exact time a waveform

Changes relative to other waveforms

In the ex for an example:-

### Figure of Timing Diagram



## Data Transfer

- Groups of bits that convey some type of information
- Binary data which are represented by digital waveforms are called
- To make sure digital systems work accordingly

### Method of transfer

→ Serial

→ parallel

### Serial Transfer :-

→ Data are transferred in serial form from one point to another.

During the time interval from  $t_0$  to  $t_1$  the first bit is transferred.


As the data have to transferred to one by one the speed is slow. Requires only one line.

## Parallel Transfer


Data are transferred in parallel form from one point to another.

All bits in a group are sent out on separate lines simultaneously. A few bits can be sent at one time. Requires a few lines.

	Serial	Parallel
Transfer Type	Serial	Parallel
Speed	Slow	Fast
Cost	Low (Good)	High (Not Good)



Serial transfer of 8 bits of binary data from computer to modem. Interval to start is first.



## Basic Logic Operations

1850 → George Boolean (Irish Logician & mathematician)

He developed a mathematical system for formulating logic statements with symbols so that problems can be written & solved in a manner similar to ordinary algebra.

Basic Logic Operations are:-

NOT, AND and OR

NOT Gate:-

One input, one output

→ It is also known as inverter


→ The output will always be opposite to the input.

⊗ Operation that changes one logic level to the opposite logic level.

~~Not~~  
~~Not~~

### NOT Gate

Function : out goes to ground if input is HIGH (1)



Function : out goes to Vcc if input is LOW (0)







### AND Gate

Input : at least two inputs

→ Output : one



~~(\*)~~ Operation produces a HIGH output only when all the inputs are HIGH



## OR Gate

Input can be at least two and output is one.


$\Rightarrow$  operation produces a HIGH output when one or more inputs are HIGH.



## Chapter - 02

## PDFT: Lecture - 4

### (Combinational Logic Circuits)



Binary Logic :-  
using input variables to obtain output variables.

Take two ~~variables~~ discrete values, it deals with binary variables.

AND



AND  $\rightarrow$   $xy$  or  $x \cdot y$

x	y	$xy$
0	0	0
1	0	0
0	1	0
1	1	1

OR

$\rightarrow$   $x+y$

x	y	$x+y$
0	0	0
0	1	1
1	0	1
1	1	1

NOT

$\rightarrow$   $x'$

x	$x'$
1	0
0	1


## Logic Gate

Each of basic operations can be implemented in hardware using a logic gate.


- Symbols for each of the logic gates

are shown below

AND



OR



NOT




Timing Diagram


$x$	$y$	$xy$
0	0	0
0	1	0
1	0	0



AND ( $xy$ )



OR ( $xy$ )



NOT  $x =$

Creates more than two inputs

Adder or sum of bits about A ( $\oplus$ )  
Inputs  $A, B, C$   $\rightarrow$  outputs  $F = A + B + C$

Inputs  $A, B, C$   $\rightarrow$  outputs  $F = A + B + C$

Adder or sum of bits about A ( $\oplus$ )  
Inputs  $A, B, C, D, E, F$   $\rightarrow$  outputs  $F = A + B + C + D + E + F$

Inputs  $A, B, C, D, E, F$   $\rightarrow$  outputs  $F = A + B + C + D + E + F$

Boolean Functions :-

$f(x, y, z) = (x+y')(z+x')$  we want

z adder about sum. ( $0 \oplus 0$ ) zero.

$\rightarrow (x, y, z)$  are the input variables. Representing  
0 & 1.

0 & 1.

$x + y + z + x' + y' + z'$  has four literals

$x, y, z$  &  $x'$

$\rightarrow$  NOT has the highest precedence

$\rightarrow$  Fully parenthesized, the function above

would be kind of messy:-

$L = 0 + 1(1+1) = (L, 0, 1)$

$f(x, y, z) = (((x+(y'))z) + x')$

$0 = 0 + 0(0+1) = (0, 1, 1)$

$1 = 0 + 1(0+1) = (1, 1, 1)$

## Definition of Truth Table

⇒ A truth table shows all possible inputs & outputs of a function.

Remember that each input variable represents either 1 or 0.

There are only finite number of values (1 & 0). Truth table themselves are finite.

$$F(x, y, z) = (x + y')z + x'$$

$$F(0, 0, 0) = (0 + 1)0 + 1 = 1$$

$$F(0, 0, 1) = (0 + 1)1 + 1 = 1$$

$$F(0, 1, 0) = (0 + 0)0 + 1 = 1$$

$$F(1, 0, 0) = (1 + 1)0 + 0 = 0$$

$$F(1, 0, 1) = (1 + 1)1 + 0 = 1$$

$$F(0, 1, 1) = (0 + 0)1 + 1 = 1$$

$$F(1, 1, 0) = (1 + 0)0 + 0 = 0$$

$$F(1, 1, 1) = (1 + 0)1 + 0 = 1$$

(Rules & Regulation)  
OF  
DLP circuit

	00	01	11	00
0	1	1	0	1
1	1	0	0	0

7408 - ~~IC~~ IC

মেঝে দে Draw করতে হবে

① Not gate:- 1 no. input  $\rightarrow$  2 no. output




3 টাকা  $\rightarrow$  4 no "

① And gate:- 1 no & 2 no port  $\rightarrow$  Input  
 $\rightarrow$  3 no port  $\rightarrow$  Output

Or gate এও সহজে

IC এর (স্লিপ)-



$\rightarrow$  মেঝেনো IC এর ক্ষেত্রে-

$\Rightarrow$  Output এর টি LED দ্বাৰা output এর মাধ্যম দ্বাৰা

switch

2<sup>nd</sup> terminal

⇒ Left one → 1 → positive


⇒ Right one → 2 → negative

⇒ Common pin आवारा IC Circuit

→ Resistor use करते हैं IC circuit का नियम

करने के लिए

तो इसे क्या करें?



## Boolean Algebra


### Expressions and Circuits

Always work from left to right (left to right) rule.

⇒ Any Boolean Expression can be converted into a circuit by combining basic gates.

$$\Rightarrow \begin{array}{l} x = 1 \oplus 0 \\ y = 0 \oplus 0 \\ z = 1 + 0 \\ 0 = 0 \cdot 0 \\ 1 = 1 + 0 \end{array}$$

$$(x+y') \cdot z + x' = (x+y')z + x'$$



Boolean Algebra

A set of elements  $B$ , which needs at least two elements ( $0$  &  $1$ )

⇒ Two binary (two-argument) operations OR  $\cup$  and AND  $\cap$ .

⇒ A unary (one-argument) NOT.

OR = +

AND =  $\cdot$

- 7, 8, 9, 16, 17 axioms deal with complement operations
- 3, 6, 15 (specially 15) are different from regular

The axioms below must always be true

[1]  $x+0 = x$  [2]  $x+1 = 1$  [3]  $x+x =$

[1]  $x+0 = x$

[2]  $x \cdot 1 = x$

$\checkmark$  [3]  $x+1 = 1$

[4]  $x \cdot 0 = 0$

[5]  $x+x = x(x+0)$

$\checkmark$  [6]  $x \cdot x = xx$

[7]  $x+x' = 1$

[8]  $x \cdot x' = 0$

[9]  $(x')' = x$

[10]  $x+y = y+x$  [11]  $xy = yx \rightarrow$  commutative

[12]  $x+(y+z) = (x+y)+z$  then [13]  $x(yz) = (xy)z$

↳ Associative law

[14]  $x(y+z) = xy + xz$  [15]  $x+yz = (xy)(x+z)$

↓ ↓ AND law

Distributive law

[16]  $(x+y)' = x'y'$

[17]  $(xy)' = x'y'$

De Morgan

(\*) Exchange all ANDs with ORs and 0s with 1s.

(\*) The duality principle of Boolean Algebra:-

A boolean equation remains valid if we take the dual of the expression on both sides of the equal signs.

Axioms Real?

[Yes they are]

(\*) DeMorgan's Theorem:

x	y	$x+y$	$(x+y)'$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

x	y	$x'y$	$x'y'$
0	0	1	1
0	1	0	0
1	0	0	1
1	1	0	0

As both are same, this shows that  $(x+y)'$  &  $x'y'$  are equivalent.

$$\overline{x_1 + x_2 + x_3 + \dots + x_n} = \overline{x_1} \overline{x_2} \dots \overline{x_n}$$

### Simplification with Axioms

example of simplifying method A  
 $x'y' + xyz + x'y$

=  $x'(y+y') + xyz$  [  $x'y' + x'y = x'(y'+y)$  ]

=  $x' \cdot 1 + xyz$  [  $\because y+y'=1$  ]

=  $x' + xyz$

last step

=  $(x'+x)(x'+yz)$  [ Distributive ]

=  $1 \cdot (x'+yz)$  [  $\because (x'+x)=1$  ]

=  $x' + yz$

	0	0	0
0	1	1	0
0	1	0	1
0	0	1	1

(Ex) Let's take			
1	0	0	0
0	1	1	0
0	0	1	1
0	1	1	1

(Cont) Simplify with method A

Method A



## Comparing Two Circuits

⇒ In general the one with fewer gates is better :-

⇒ It costs less to build.


⇒ It requires less power.

⇒ Best



To prime & Bar are same

Q)  $x'y'z + x'y'z' + x'z$   
Ans:  $x'y'z + x'y'z' + x'z$   $\Rightarrow x'y'z + x'z$   
 $\therefore$  "simplified"



Some More Laws

1]  $x+xy = x$

2]  $xy+xy' = x$

3]  $x+x'y = x+y$

4]  $x(x+y) = x$

5]  $(x+y)(x+y') = x$

6]  $x(x'y) = xy$

## Consensus Theorem

$xy + x'z + yz = xy + x'z$  — on its dual

$$(x+y)(x'+z)(y+z) = (x+y)(x'+z)$$

$$\begin{aligned} \Rightarrow & xy + x'z + yz = (x+y)(x'+z) \\ & xy + x'z + yz = xy + x'z + yz(x+x') \\ & = xy + x'z + xyx + x'yz \\ & = xy + x'z + x'yz + x'yz \end{aligned}$$

$$xy + x'yz = [xy + x'yz] + x'z + x'yz$$

$$= xy(1+z) + x'z(1+y)$$

so it reduces to  $xy + x'z$  from  $xy + x'z + x'yz$

The result of  $f_1 = xy + x'z$

is dual part

of  $f_2 = x'y + yz$

Q.E.D.

## The Complement of a Function

মেধানো ০০ - মেধান ১২৭

$$\text{মেধান } \perp \quad \text{মেধান } 0 \quad \text{মেধান } 1 \\ (S+V) (E+V) = (S+V) (S+E) (E+V)$$

$$f(x, y, z) = x' + xyz'$$

$$(S'E'V + S'E'V + V'V = S'E + S'E + E'V) \\ \begin{array}{|c|c|c|c|} \hline x & y & z & f(x, y, z) \\ \hline \end{array} \rightarrow f'(x, y, z)$$

$$(S'E'V + S'E'V + V'V = \\ (E'+1)S'E'V + (E+1)V'V = \boxed{\text{মেধান } 0 \text{ হলো } \text{মেধান } 1 \text{ এবং } \text{মেধান } 1 \text{ হলো } \text{মেধান } 0} \\ \boxed{\text{ক্ষমাত্র } 2}$$

আর এটির ফলো Complement Of a Function

A Dual:- A function is said to be self dual if and only if its dual is equivalent to the given function. If a given function is  $F(x,y,z) = xy + yz + zx$  then its dual is  $f_d(x,y,z) = x'y' + y'z' + z'x'$

### (S.V) Complementing a Function Algebraically

De Morgan's law can be used to keep "pushing" the complementing inwards.

e.g. To convert  $x(y+z)$  to  $x'y'z'$

$$F(x,y,z) = x(y(z'+y)) \text{, forcing to move it inwards}$$

$$F'(x,y,z) = (x(y'z' + yz))'$$

Left to convert  $(xy)' = x'y'$

$$= x' + (y'z' + yz)' \text{ (using De Morgan's law)}$$

$$\text{Left to convert } (yz)' = y'z' \text{ (using De Morgan's law)}$$

$$= x' + (y+z) + (y'+z') \quad [ \text{Left to convert } (y+z)' = y'z' \text{ (using De Morgan's law)} ]$$

★ IF  $F(x,y,z) = x(y'z' + yz)$

The dual of  $F$  is  $f_d = x + (y+z)(y'+z')$

Dual of  $F$

Interchanging multiplication with addition & vice versa

0's & 1's

→ It is denoted  $f_d$ .

So, Complementing of  $f_2 = x' + (y+z) (y'+z')$

So,  $F'(x,y,z) = x' + (y+z) (y'+z')$

Standard forms of expression

A Sum of products (SOP) expression

Contains:-

- Only OR (sum) operations at the "outermost" level.
- Each term that is summed must be a product of literals.

$$F(x,y,z) = \cancel{x} + \cancel{y} + \cancel{z}$$

Advantages:-

It can be implemented using "Two-level Circuit"


→ Literals and their complements in the "0'th" level.

→ AND gates at the first level.

Literal:- A Complemented or uncomplemented boolean variable.

a and  $\bar{a}$  are distinct literals.  $\bar{a} + cd$  is not

→ A single OR gate at the second level.



$\Rightarrow$  It is a special product of literals, in which each input variable appears exactly once. ( Special product মধ্যান্ত প্রতি Input exactly একবার আছে )

⇒ A Function with  $n$  variables has  $2^n$  minterms.

\* A 3 variable function has  $2^3 = 8$  minterms

$\begin{smallmatrix} \cancel{0} \\ 0 \\ 0 \\ 0 \end{smallmatrix}$	$\begin{smallmatrix} 0 \\ 0 \\ + \end{smallmatrix}$	$\begin{smallmatrix} \cancel{0} \\ 0 \\ 0 \\ 1 \end{smallmatrix}$	$\begin{smallmatrix} \cancel{0} \\ 0 \\ 0 \\ 1 \end{smallmatrix}$
$x'y'z'$	$x'y'z$	$x'y'z'$	$x'y'z$
$m_0$	$m_1$	$(m_2)$	$m_3$
$\begin{smallmatrix} 1 \\ 0 \\ 0 \end{smallmatrix}$	$\begin{smallmatrix} 1 \\ 0 \\ + \end{smallmatrix}$	$\begin{smallmatrix} 1 \\ 1 \\ 0 \end{smallmatrix}$	$\begin{smallmatrix} 1 \\ 1 \\ 1 \end{smallmatrix}$
$x'y'z'$	$x'y'z$	$x'y'z'$	$x'y'z$
$m_4$	$m_5$	$m_6$	$m_7$

represented by minterms or prime implicants. A function can be represented by minterms.

Sum of minterms (m0, m1, m2, m3, m4, m5, m6) = F

m0

m1

m2

m3

m4

m5

m6

Sum of minterms R-Form

Every function can be written as a sum of minterms, which is a special kind of sum of products form.

Sum of minterms Form for any function is unique.

Also, to represent function of f(x)

$$F = \bar{x}\bar{y}z' + \bar{x}y'z + x'y'z + xy'z + xyz$$

$$= m_0 + m_1 + m_2 + m_3 + m_6$$

(FIND RFD FOR THIS FUNCTION)

$$= \sum m(0, 1, 2, 3, 6)$$

Writing the part addition in this format

$$f' = \bar{x}y'z' + \bar{x}y'z + x'y'z$$

$$= m_4 + m_5 + m_7$$

$$= \sum m(4, 5, 7)$$

$\begin{matrix} \bar{x} \\ \bar{y} \\ \bar{z} \end{matrix}$	$\begin{matrix} \bar{x} \\ y \\ \bar{z} \end{matrix}$	$\begin{matrix} x \\ \bar{y} \\ \bar{z} \end{matrix}$	$\begin{matrix} x \\ y \\ \bar{z} \end{matrix}$
1	1	1	1

## The Dual Idea: products of sums

- A product of sums (POS) expression

Containing:

- Only (AND) (product) operations at the "outermost" level

- Each term must be a sum of literals

$$f(x,y,z) = y' + (x+y+z') (x+z)$$

- OR literals & other complements at the 0th level

- OR gate at the first level.

- AND gate second level

Do not consider AND complement part

and conversion toتابع لغوي

and conversion to مترافق

## Maxterm

A 'maxterm' is a sum of literals, in which each input variable appears exactly once.

$\rightarrow 2^n \rightarrow$  maxterm in a function

$$x'y'z' \quad x'y'z \quad x'y+z' \quad x'y+z \\ (m_0) \quad (m_1) \quad (m_2) \quad (m_3)$$

$$x+y'z' \quad x+y'z \quad x+y+z' \quad x+y+z \\ (m_4) \quad (m_5) \quad (m_6) \quad (m_7)$$

## Product of maxterms form

$\Rightarrow$  Every function can be written as a unique product of maxterms.

<del>Particular</del>	$y$	$z$	$2$	$F(x, y, z)$	$F'(x, y, z)$
-----------------------	-----	-----	-----	--------------	---------------

with the obtained point with the registration code

$$\begin{matrix} 0 & 0 & 1 \\ 0 & 1 & 0 \end{matrix} \quad \text{but it is not correct} \quad \begin{matrix} 1 \\ 0 \end{matrix}$$

~~break hole~~  $\begin{matrix} 0 & -1 & 1 \\ 0 & 1 & 1 \end{matrix}$  ~~but it is not correct~~  $\begin{matrix} 1 \\ 0 \end{matrix}$

$$\begin{matrix} M & 1 & S+O & P \\ 0 & 0 & 0 & 0 \end{matrix} \quad \begin{matrix} 0 \\ 0 \end{matrix} \quad \begin{matrix} S+P \\ 0 \end{matrix} \quad 1$$

$$\begin{matrix} M & 1 & S+O & P \\ 0 & 0 & 0 & 0 \end{matrix} \quad \begin{matrix} 0 \\ 0 \end{matrix} \quad \begin{matrix} S+P \\ 0 \end{matrix} \quad 1$$

$$\begin{matrix} M & 1 & S+O & P \\ 0 & 0 & 0 & 0 \end{matrix} \quad \begin{matrix} 0 \\ 0 \end{matrix} \quad \begin{matrix} S+P \\ 0 \end{matrix} \quad 0$$

$$\begin{matrix} M & 1 & S+O & P \\ 0 & 0 & 0 & 0 \end{matrix} \quad \begin{matrix} 0 \\ 0 \end{matrix} \quad \begin{matrix} S+P \\ 0 \end{matrix} \quad 1$$

মেঘান,  $F(x, y, z) = (x+y+z)(x'+y'+z')(x''+y''+z'')$

$$= M_4 M_5 M_7$$

$$= NM(4, 5, 7)$$

$$F' = (x+y+z)(x'+y'+z')(x''+y''+z'')$$

$$= f(x+y'+z') (x''+y''+z'')$$

$$x+y+z = 0 \quad S+P+O \quad \text{and} \quad x''+y''+z'' = 0 \quad P+M = M$$

$$= M_0 M_1 M_2 M_3 M_6$$

$$= NM(0, 1, 2, 3, 6)$$

(S.E.C.W) Minterms & Maxterms are Related

Any minterm  $m_i$  is the complement of the corresponding maxterm  $M_i$ .

<u>Minterm</u>	<u>Shorthand</u>	<u>Maxterm</u>	<u>Shorthand</u>
$x'y'z'$	$m_0$	$x+y+z'$	$M_0$
$x'y'z$	$m_1$	$x+y+z'$	$M_1$
$x'yz'$	$m_2$	$x+y+z$	$M_2$
$x'y'z$	$m_3$	$x+y'+z'$	$M_3$
$xy'z'$	$m_4$	$x'+y+z$	$M_4$
$xyz'$	$m_5$	$x'+y+z'$	$M_5$
$xyz'$	$m_6$	$x'+y+z$	$M_6$

$$(S+E+F)(\cancel{xy'z'})(\cancel{xy'z}) = (S+E+F)(x+y+z')$$

2.  $m_4' = M_4$  because  $(xy'z')' = x'+y+z$

$$(S+E+F)(M_4) =$$

## Converting between Standard Form

We can convert a sum of minterms to a product of maxterms.

Before,  $F = \sum m(0, 1, 2, 3, 6)$

$$\begin{aligned} F' &= \sum m(4, 5, 7) \\ &= m_4 + m_5 + m_7 \end{aligned}$$

Complementing  $(F')' = (m_4 + m_5 + m_7)'$

$$F = \overline{m_4} \overline{m_5} \overline{m_7} \quad [\text{De Morgan}]$$

$$= M_4 M_5 M_7$$

$$= \Pi M(4, 5, 7)$$

In general just replace the minterms with maxterms, using maxterm numbers that don't appear in the sum of minterms.

$$F = \sum m(0, 1, 2, 3, 6) = \Pi M(4, 5, 7)$$

most important K-map

of 2 variable goes to four minterms goes

$2^2 = 4$  terms to tabling

$x$	$y$	$F(x,y)$
0	0	0
0	1	1
1	0	1
1	1	1

$$F = \overline{xy} + \overline{x}y' + xy = (x+y) \quad \text{with cancellation}$$

$$= \overline{x}y(\overline{x} + x) + \overline{x}y'$$

$$= \overline{x}y \cdot 1 + \overline{x}y' =$$

$$= (\overline{x}y + \overline{x}y') (y + y')$$

$$= x + y$$

After understanding and solving last lesson we

$x \backslash y$	0	1
0	0	1
1	1	1

$$(x,y) MTR = (0,0,1,0) \text{ minterms}$$

\* Design a circuit which have 3 inputs  
 Output will be high when maximum  
 inputs ~~are~~ will be high.

$\Rightarrow$  Here 3 variables are  $x, y, z$

$x$	$y$	$z$	$F(x,y,z)$
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

$x \setminus yz$	00	01	10	11
0	0	1	1	1
1	0	0	1	0

$$F(x, y, z) = (x+y+z)(x'+y+z')(x'+y'+z)$$



4 variables:-

								F	
		x	y	z					
		0	0	0	0	0	1	0	0
		0	0	1	0	0	1	0	0
		0	1	0	0	0	1	0	0
		0	1	1	0	0	0	1	0
		1	0	0	0	1	0	1	1
		1	0	1	0	1	0	1	1
		1	1	0	0	1	1	1	1
		1	1	1	0	1	1	1	1

w	x	y	z						
0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1	0	0
0	0	1	0	0	0	1	0	0	0
0	0	1	1	0	0	0	1	0	0
0	1	0	0	0	0	1	0	1	1
0	1	0	1	0	0	1	0	1	1
0	1	1	0	0	0	1	1	1	1
0	1	1	1	0	0	1	1	1	1
1	0	0	0	0	0	1	0	0	0
1	0	0	1	0	0	1	0	0	0
1	0	1	0	0	0	1	0	0	0
1	0	1	1	0	0	1	0	0	0
1	1	0	0	0	0	1	1	0	0
1	1	0	1	0	0	1	1	0	0
1	1	1	0	0	0	1	1	1	0
1	1	1	1	0	0	1	1	1	1

চারটি 0 টেকে প্রাপ্তি ফিল অন্যদুটি করতে হবে

0	1	1	1	0	0
0	1	0	0	0	1

01/03/2022

Basic Operations:- AND, OR, NOT

Boolean Algebra helps us simplify expressions, which can also be directly translated into a hardware circuit.

Karnaugh Map:-

A graphical technique for simplifying an expression into a minimal sum of products (MSP).

Minterm:-

A product term in which all the variables appear exactly once.

Maxterms:-

A sum term in which all the variables appear exactly once. Either Complemented or Uncomplemented.

## Review: Sum of Minterms

□ A Boolean Function can be represented

algebraically

$(x \quad y \quad z)$	$\bar{F} = F - \bar{F}$	$F$	$\theta$	$\bar{F}$
$0 \quad 0 \quad 0$	$\rightarrow 0$	$0$	$1$	$0$
$0 \quad 0 \quad 1$	$\rightarrow 0$	$0$	$1$	$1$
$0 \quad 1 \quad 0$	$\rightarrow 0$	$0$	$1$	$0$
$0 \quad 1 \quad 1$	$\rightarrow 0$	$0$	$0$	$1$
$1 \quad 0 \quad 0$	$\rightarrow 0$	$0$	$0$	$1$
$1 \quad 0 \quad 1$	$\rightarrow 0$	$1$	$0$	$0$
$1 \quad 1 \quad 0$	$\rightarrow 0$	$0$	$0$	$1$
$1 \quad 1 \quad 1$	$\rightarrow 0$	$1$	$0$	$0$

$$(2, \mu, \delta, \tau) \text{ M } \pi = (5, \delta, \tau)$$

$$F = x'y'z' + x'yz' + xy'z + xyz$$

$$= m_0 + m_2 + m_5 + m_7$$

$$F(x,y,z) = \{m(0,2,5,7)$$

(Review: product of Maxterm)

$$\begin{array}{c}
 \begin{array}{ccccccc}
 & 4 & 2 & 1 & & & \\
 \overline{x} & y & z & \rightarrow F \rightarrow \bar{F} & \text{reduced A } L^3
 \end{array} \\
 \begin{array}{ccccccc}
 0 & 0 & 0 & \rightarrow 1 & \rightarrow 0 & & \\
 0 & 0 & 1 & \rightarrow 0 & \rightarrow 1 & \text{all minterms} & \\
 0 & 1 & 0 & \rightarrow 1 & \rightarrow 0 & & \\
 0 & 1 & 1 & \rightarrow 0 & \rightarrow 1 & & \\
 1 & 0 & 0 & \rightarrow 0 & \rightarrow 1 & & \\
 1 & 0 & 1 & \rightarrow 1 & \rightarrow 0 & & \\
 \cancel{F} & \cancel{\bar{F}} & & & & & \\
 1 & 1 & 0 & \rightarrow 0 & \rightarrow 1 & & \\
 1 & 0 & 1 & \rightarrow 1 & \rightarrow 0 & & \\
 \end{array}
 \end{array}$$

$$\begin{array}{c}
 \bar{F} = (x+y+z)(x+y+z') (x'+y+z) (x'+y'+z) \\
 M_1 \cdot M_3 \cdot M_4 \cdot M_6
 \end{array}$$

$$F(x,y,z) = \pi M(1,3,4,6)$$

$$xy + yz + xy' + yz' = 1$$

$$xy + yz + xy' + yz' =$$

$$(x,y,z) \in \{(1,1,1), (0,1,1), (1,0,1), (0,0,1)\}$$

## Important properties of Minterm

परमाणुओं की संख्या जिनकी सभी घटनाएँ सत्त्वात् होंगी।  
→  $2^n$  minterms for  $n$  Boolean variables. These  
belong to standard sum of products form.  
minterms can be evaluated from the  
binary numbers from 0 to  $2^n - 1$ .

$$\rightarrow F(x, y, z) = \sum m(0, 2, 5, 7)$$

$$F'(x, y, z) = \sum m(1, 3, 4, 6)$$

⇒  $\overline{m}$  minterm  $\oplus$  यहाँ  $2^n$  minterms के  
में से include  $\overline{m}$  के अलाले और  $m$  के प्रति  
एकान्त।

$$G(x, y) = \sum m(0, 1, 2, 3) \oplus 1$$

Q. When we

$(F, 3, P, S, X, 0) \oplus S = 1$ , minterms to minterms

$x' + y'z' + y' + z' : 7$  minterms to minterms


## Sum of products

When we simplify a function in SOM form by reducing the number of literals in the terms, the simplified expression is said to be in Sum-of-products form.

Form

$$(x \oplus y \oplus z) \text{ m3} = (S \oplus U \oplus Z)$$

$$y' \quad (x \oplus y \oplus z) \text{ m3} = (S \oplus U \oplus Z)$$



$$\text{Sum of Minterm; } F = \sum m(0, 1, 2, 3, 4, 5, 7)$$

$$\text{Sum of Products; } F = y' + \bar{x}yz + x\bar{y}z$$


## Re-arranging The Truth Table

\* A variable function has four possible minterms. We can re-arrange these minterms into a Karnaugh map.

$$0 = x'y' \\ 1 = xy$$

x	y	minterm
0	0	$x'y'$
0	1	$x'y$
1	0	$x'y'$
1	1	$xy$

x \ y	0	1
0	$x'y'$	$x'y$
1	$xy'$	$xy$



## K-Map & Simplifications

⇒ Two-variable sum of minterms:

Result:  $x'y + x'y'$

↓  
K-Map


⇒ What happens if you simplify this expression using Boolean algebra?

$$x'y + x'y' = x'(y' + y) \quad [\text{Distributive}]$$

$$= x' \cdot 1$$

$$= x'$$

1	0	0	0
0	0	0	0

## 3 variables Karnaugh map (S.E.W.T)

Inputs =  $x, y, z$

		yz				
		00	01	11	10	
x		0	$x'y'z'$	$x'yz$	$x'y'z$	$x'yz'$
1	0	$x'y'z'$	$x'y'z$	$xyz$	$xyz'$	

		yz				
		00	01	11	10	
x		0	$m_0$	$m_1$	$m_3$	$m_2$
1	0	$m_4$	$m_5$	$m_7$	$m_6$	

$$\Rightarrow x'y'z + x'yz$$

$$= x'z(y' + y)$$

$$= x'z \cdot 1$$

$$= x'z$$

$$\Rightarrow x'y'z' + xy'z' + x'y'z + xyz'$$


$$= z'(x'y' + xy' + x'y + xy)$$

$$= z'(y'(x'+x) + y(x'+x))$$

$$= z'(y' \cdot 1 + y \cdot 1)$$

$$= z'(y' + y) = z' \cdot 1 = z'$$

## Karnaugh Map



B' 2-term  
Cover 2(A-B)

$$\Rightarrow \text{Equation: } \bar{A}\bar{B} + \bar{A}B$$

		0.B	1.B	0.A	1.A	
		000	010	100	110	
		001	011	101	111	
A	$\bar{A}\bar{B} = 1$		$\bar{A}B = 1$			
		000	010	100	110	
		001	011	101	111	

ପ୍ରଥମ,  $\bar{A}$  Just ଏ ଟି ଲେଖିଲୁ  $\bar{A}$  କୌଣସି ଡାକ୍ତର କାହାରେ କିମ୍ବା କୌଣସି କିମ୍ବା Box Cover

ଦେଖିବାରେ ଆଶିଲା  $\bar{A}$  ହିଁ ହିଁ, Answer କିମ୍ବା K-map

		0.B	1.B	0.A	1.A	
		000	010	100	110	
		001	011	101	111	
A	$\bar{A}\bar{B} = 1$		$\bar{A}B = 1$			
		000	010	100	110	
		001	011	101	111	

$$\bar{A}\bar{B} + \bar{A}B$$

$$= \bar{A} (\bar{B} + B)$$

Ex: -  $AB + \bar{A}B = B$

$\bar{B}$	$\bar{A}B = 1$
$A\bar{B}$	$AB = 1$



⊕ 3 variable ഫല കൃഷ്ണ :-

$B'$		$B$		Equation: $A + \bar{B}A = A$			
				$A'$	$A$	$C'$	$C$
$A'$	$\bar{B}\bar{C}$	$\bar{B}'C$	$\bar{B}C$	$\bar{A}\bar{B}\bar{C}'$	$\bar{A}\bar{B}C$	$\bar{A}BC$	$\bar{A}B'C'$
	000	001=1	011=3	010=2	101=5	111=7	110=6
$A$	$\bar{B}C'$	$ABC$	$A\bar{B}C$	$A\bar{B}C'$	$AB\bar{C}$	$ABC$	$AB'C'$
	100=4	101=5	111=7	110=6			

Equation: -  $ABC + A\bar{B}C + AB\bar{C} + \bar{A}C$

$B'$		$B$		Equation: $C = A + B$			
				$A'$	$A$	$C'$	$C$
$A'$	$\bar{A}'\bar{B}'C'$	$\bar{A}'\bar{B}C$	$\bar{A}'B\bar{C}$	$\bar{A}'B'C'$	$\bar{A}'B\bar{C}$	$\bar{A}BC$	$\bar{A}B'C'$
	000	001	011	010			
$A$	$A\bar{B}'C'$	$A\bar{B}'C$	$AB\bar{C}$	$ABC$	$AB'C'$		
	100	101	111	110			



KEEP  
CALM  
AND  
GET READY FOR  
FINAL EXAM!

## Final

### Half Adder:-

Half Adder circuit needs two binary input & two binary outputs.  
If we arbitrarily assign symbols  $x$  &  $y$  to the two inputs and  $S$  (For sum) and  $C$  (For Carry) to the outputs.

<u><math>x</math></u>	<u><math>y</math></u>	<u><math>C</math></u>	<u><math>S</math></u>
0	0	0	0
0	1	0	1

### Full Adder:-

The most basic arithmetic operation, no doubt, is the addition of two binary digits.  
This simple addition consists of four possible elementary operations,

namely,

$$0+0 = 0,$$

$$0+1 = 1$$

$$1+0 = 1$$

$$\text{or } 0+1+1=10$$

Here all three summations are of one digit.

But  $1+1$  summation consists of two digits.

The higher significant bit of this result is called a carry.

The carry obtained from the addition of two bits is added to the next higher-order pair of significant bits.

A combinational circuit of two bits is called half adder.

And three bits (two significant bits and a previous carry) is a full adder.

two half-adders can be employed to implement a full adder.

### Circuit Design

6 steps

(1) problem state

(2) Inputs number of available input variables and required output variables is determined

(3) Assign variable name.

(4) Truth Table

(5) Simplified Boolean Function

(6) Drawing of Logic circuit.

### Full Adder

A Full adder circuit is a combinational circuit that forms the arithmetic sum of three input bits. It consists of three inputs and two outputs.

### X-OR Gate

Exceptional OR gate

Input	Output
odd variable $x$ , odd number $1 - 2^{k+1} \rightarrow 1$	1
even number $0 - 2^{k+1} \rightarrow 0$	0

$$C = \overline{x}y$$

$$S = xy + \overline{x}y'$$

$$= x \oplus y \quad (\text{X-OR gate})$$

IC circuit = 7486 IC

~~AB + AC = AB~~

	00	01	11	10
A'0	0	0	1	0
A1	0	0	0	1

~~ABC + ABC' = ABC~~

Full Adder  $\rightarrow$  3 variable

Truth Table ~~Function~~ ~~function~~

A1	B	C	SUM	CARRY	S'
0	0	0	0	0	0
0	0	1	1	0	1
0	1	0	1	0	1
0	1	1	0	1	0
1	0	0	0	0	1
1	0	1	1	1	0
1	1	0	0	1	0
1	1	1	1	1	1

$$S = A'B'C + A'B'C' + A'B'C' + ABC$$

$$= A'(B'C + BC') + A(B'C' + BC)$$

$$= A'(B \oplus C) + A(B \oplus C)$$

$$= A'(B \oplus C) + A(B \oplus C)'$$

$$= A'x + A \cdot x' \quad \subseteq \quad A \oplus x$$

$$\text{Let } [B \oplus C = x] \quad \subseteq \quad A \oplus B \oplus C \quad (Ans)$$

## Subtractor

The subtraction of two binary numbers may be accomplished by taking the complement of the subtrahend & adding it to the minuend.

### Half-Subtractor

A half-subtractor is a combinational circuit that subtracts two bits and produces their differences.

$x, y \rightarrow$  Two bit

If  $x > y \rightarrow x=0, y=0 \rightarrow 0-0 \rightarrow 0$

$\rightarrow x=1, y=0 \rightarrow 1-0 \rightarrow 1$

$\rightarrow x=1, y=1 \rightarrow 1-1 \rightarrow 0$

If  $x < y$ ,

$x=0, y=0 \rightarrow 0-0 \rightarrow 0$

$x=0, y=1 \rightarrow 0-1 \rightarrow$

(It is necessary to borrow 1 from the next

higher stage adds 2, to the minuend bit.

$x$	$y$	$B$	$D$
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0

Result of 4-bit adder is 0-1  
Subtractor did not subtract first A

~~0-1~~

Adding 1 from next higher stage 1 मिलते

1-0 यह decimal value 25 21

$$so, A \leq 2, -CA + B = 02 + 1 = 1 = 0 \leftarrow \text{use HI}$$

$$B = 1 \leftarrow 0-0, D = 1 = 0 \leftarrow$$

Function:-

$$D = x'y + xy'$$

$$B = x'y \leftarrow 0-0 \leftarrow 0-0 \leftarrow 0-0$$

$$\leftarrow 1-0 \leftarrow 1-0 \leftarrow 0-0$$

Next sub problem to work of program of 8)

## Full Subtractor:

$x$	$y$	$z$	$B$	$D$
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
1	0	1	1	0
1	0	0	0	0
1	1	0	0	0
1	1	1	1	1

$$x - y - z$$

$$0 - 0 - 1 = -1$$

মনে রেখা  $150$ , next stage  
রেখ  $2$  borrow করে নিয়ে আসল

$$2 - 0 - 1 = 1 \text{ carry } \frac{1}{B}$$

$$0 - 1 - 0 = -1 \text{ (Same as before)}$$

So, carry = 1 হবে,  $B = 1$

Function

	00	01	11	10
0	0	0	1	1
1	1	1	0	0
$\Sigma$	$\rightarrow D$	$\Sigma z$	1	

$$D = u'y'z + u'y'z' + u'y'z + uy'z$$

$$\begin{aligned} &= u'y'z + u'y'z' + u'y'z + uy'z \\ &= u'y'z + u(y'z + y'z') + u(y'z + yz) \\ &= u'y'z + u(y \oplus z) + u(y \oplus z) \\ &= u(y \oplus z)(u \oplus y) \end{aligned}$$

Function  $y = f(u, v, w)$

	00	01	11	10
0	0	1	1	1
1	0	0	1	0
$\Sigma$	$\rightarrow B$	$\Sigma z$	1	

$$B = u'y +$$

$$\begin{aligned} D &= u'y/z + u'y/z' + u'y/z + uyz \\ &= z(u'y + uy) + u'y(z + z') \\ &= z(u \oplus y) + u'y \end{aligned}$$

$$B = u'z + u'y + u'yz + u'yz'$$

$$= S - E - F$$

$$L = 1 - 0 - 0$$

DATA INPUTS  $u = 1$ ,  $v = 1$ ,  $w = 0$

$$L = 1 - 0 - 0 = 1 \neq 0$$

$$(Input \leftrightarrow output) L = 0 - 1 = 0$$

DATA INPUTS  $u = 0$ ,  $v = 0$ ,  $w = 0$

Encoder




Encoder → इनपुट को बाय्ट तथा रोबोट को

Encoder → Binary  $\Leftrightarrow$  Convert करते हैं

Decoder → Binary  $\Leftrightarrow$  computer को

Language  $\Leftrightarrow$  मानविक भाषा

Convert करते हैं




110 असीम इनपुट + 10 डिजिट

10 डिजिट बाय्ट तथा लेवल तारीख



10 डिजिट तथा लेवल तारीख

Encoder අට Input  $2^n$  න්ල Output  $2^{n-1}$  න් මතයා



යදි  $4 \times 2$  ඇ තො  $(2)^2$  2 තේ එකු Output


" 8 ඇ 2<sup>3</sup>

"  $(2)^3$ , 3 ඇ 2<sup>2</sup> output

Case-01-

Input, Output අට මත්‍යා යනුමා න් encoder

අනෙකු හේතුව දැනී යාලි



ප්‍රාග්‍රැම පක්වාදී පෙක්ස් key න් press

කදා මාද්‍රා + පෝෂ ඇශ්ව් switch අට

decimal value න් b Convert කාඩ්.

2<sup>3</sup> 1<sup>2</sup> 0<sup>1</sup> 1<sup>0</sup>

Input

Output key  
or decimal binary  
value अंक समान

$D_0$	$D_1$	$D_2$	$D_3$	$x$	$y$
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

Output

$$S_0, m = \overline{D_0} \overline{D_1} D_2 \overline{D_3} + \overline{D_0} \overline{D_1} \overline{D_2} D_3$$

S	C	S	S	S	S	S	S	S
0	0	0	$= D_2 + D_3$	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0

(1) वर्णित करने वाला दृष्टिकोण encoder



अ एक बार एक बट्टा switch पर ड्रेस

$$S_0, y = D_1 + D_3$$

part 2: binary

binary

point 2: task 2  
a) 4bit, 2bit



D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	x	y	z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	1	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1


$$n = D_4 + \underline{D_5} + \underline{D_6} + \underline{D_7}$$

$$y = D_2 + D_3 + D_5 + \underline{D_7}$$


$$z = D_1 + D_3 + D_5 + \underline{D_6} \underline{D_7}$$

Simple logic with 8 bit (D<sub>0</sub> - D<sub>7</sub>)

D<sub>0</sub> D<sub>1</sub> D<sub>2</sub> D<sub>3</sub> D<sub>4</sub> D<sub>5</sub> D<sub>6</sub> D<sub>7</sub>



उदाहरण Input 8 बि, Input Octal ७ ओर  
total 8 बि number । आवृ पक्षी और  
octal number.



## Decoder

Parity encoder :-  $0 + 2 + 4 + 8 = 14$

মনে করা মাত্র কোনো key-board এ,

(encoder -এ At a time একটি signal

-মান) ফর্ম কোনো key board এ at a time

কোনো key (pressed হলো বা নয়) এর অবস্থা দেখ

Parity encoder এর কাজ কৈ।

Decoder :- এর encoder এর কোনো 1. Main

কাজ হলো Binary ও Decimal

মানুষজন উপর্যুক্ত signal রিভের পার্সিপ


বাইনারি কোড, ১১১ কোড, 7.1110

কোড কুকুর কোড, সাধারণ কোড, ৩. ১০১০



Decoder  $\rightarrow$  Input  $n$  परिवर्तन, उत्तर

Output  $\rightarrow 2^n - 2^m$



Truth Table


<u><math>n</math></u>	<u><math>y</math></u>	<u><math>D_0</math></u>	<u><math>D_1</math></u>	<u><math>D_2</math></u>	<u><math>D_3</math></u>
0	0	0	1	0	0
0	1	1	0	1	0
1	0	0	0	0	1
1	1	0	0	1	1

$$D_0 = \bar{x} \cdot \bar{y}$$


$$D_1 = \bar{x} \cdot y$$

$$D_2 = x \cdot \bar{y}$$

$$D_3 = xy$$



## 3x8 Decoder



$x$	$y$	$z$	$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	1	0	0	0	1	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

$$D_0 = \bar{x} \bar{y} \bar{z}$$

$$D_1 = \bar{x} \bar{y} z$$

$$D_2 = \bar{x} y \bar{z}$$

$$D_3 = \bar{x} y z$$

$$D_4 = x \bar{y} \bar{z}$$

$$D_5 = x \bar{y} z$$

$$D_6 = x y \bar{z}$$

$$D_7 = x y z$$

~~(whence  $x_0 = 2 + i$ )~~ maxima

predilectus tauricus leucobaphus o. si v.

→ 19100 19105 19110 19115 19120 19125 19130 19135 19140 19145 19150 19155 19160 19165 19170 19175 19180 19185 19190 19195 19200 19205 19210 19215 19220 19225 19230 19235 19240 19245 19250 19255 19260 19265 19270 19275 19280 19285 19290 19295 19300 19305 19310 19315 19320 19325 19330 19335 19340 19345 19350 19355 19360 19365 19370 19375 19380 19385 19390 19395 19400 19405 19410 19415 19420 19425 19430 19435 19440 19445 19450 19455 19460 19465 19470 19475 19480 19485 19490 19495 19500 19505 19510 19515 19520 19525 19530 19535 19540 19545 19550 19555 19560 19565 19570 19575 19580 19585 19590 19595 19600 19605 19610 19615 19620 19625 19630 19635 19640 19645 19650 19655 19660 19665 19670 19675 19680 19685 19690 19695 19700 19705 19710 19715 19720 19725 19730 19735 19740 19745 19750 19755 19760 19765 19770 19775 19780 19785 19790 19795 19800 19805 19810 19815 19820 19825 19830 19835 19840 19845 19850 19855 19860 19865 19870 19875 19880 19885 19890 19895 19900 19905 19910 19915 19920 19925 19930 19935 19940 19945 19950 19955 19960 19965 19970 19975 19980 19985 19990 19995 19999

—  $P_0$   $+ 0.0452906$

rotated by  $D$  in  $\mathbb{R}^3$  is  $D_1$ . - result exp [P]

— 1 —

$D_3$

D D

$D_5$

1-3 C (C)

Digitized by srujanika@gmail.com

Regd. No.

~~D~~ D<sub>7</sub>  
1 apal


二七

1880-1881

卷之三

## Multiplexer (It is a data selector)

It is a Combinational circuit जो binary info के select करता मात्र output represent करता।



Input लाइन सेलेक्टर m = 2 ता 2

$$m = \log_2 n$$

$$= \log_2 4 = \log_2 2^2 = 2$$

लाइन के Mux लाइन सेलेक्टर line

2<sup>2</sup> 1

5


$S_1$	$S_0$	$I = I_0 + I_1 + I_2 + I_3$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$



$$I_0 + I_1 + I_2 + I_3 = I$$

Types of Mux:-

2:1, 4:1, 8:1, 16:1



Advantage:- ① ~~Imp~~ various circuit

② Reduce Number of wires

③ Reduce circuit

④ Reduce cost

In 2:1 MUX S=0 takes two inputs

S=1 takes four inputs  
1st & 2nd take two inputs  
3rd & 4th take two inputs


Ex:- works taking 2 inputs when  $S = 1$

2:1 Mux:-  $n=2, m=1$


S	y
0	$I_0$
1	$I_1$

S	0	1
0	0	0
1	1	0
0	0	1
1	1	1

$$y = \bar{s}I_0 + sI_1$$



function working part (1) - (apart from)



if value 0 2ले Input ए मारू दिया राहेला


देण्या value 0 2ला

$E = 1$  राहेला Mux वाला Output show कराउ

E	y
0	0
1	I <sub>0</sub>

⊕ 4x1 Min:

Input 4P 2C Output 1P



Select line:-

$$n=4 \quad s=3$$

$$s=2$$



Truth table

~~Max table~~

Value Truth Table 0 = 1

S	S <sub>0</sub>	y
0	0	I <sub>0</sub>
0	1	I <sub>1</sub>
1	0	I <sub>2</sub>
1	1	I <sub>3</sub>

$$y = \bar{s} \bar{s}_0 \cdot I_0 + s \cdot s_0 \cdot I_1 \\ + s \cdot s_0' \cdot I_2 + s s_0 \cdot I_3$$




$E = 0$  तें प्रति value 0

C	S1''	S0''	Y
0	0	0	0
0	1	0	1
1	1	0	1
1	0	1	1
1	0	0	0

18.8

→ [abit wise]

8x1 Multiplexer:-



$$8 \cdot \log_2 2^8 = \log_2 2^3 = 3$$

Truth table

$S_2$	$S_1$	$S_0$	$Y$
0	0	0	$I_0$
0	0	1	$I_1$
0	1	0	$I_2$
0	1	1	$I_3$
1	0	0	$I_4$
1	0	1	$I_5$
1	1	0	$I_6$
1	1	1	$I_7$

Minterm Function

$$Y = S_2' S_1' S_0 I_0 + S_2' S_1' S_0 I_1 + S_2' S_1 S_0' I_2 + S_2' S_1 S_0 I_3 + S_2 S_1' S_0 I_4 + S_2 S_1' S_0 I_5 + S_2 S_1 S_0' I_6 + S_2 S_1 S_0 I_7$$

$S_2'$	$I_0$	$I_1$	$I_2$	$I_3$
$S_2$	D	1	2	3
0	4	5	6	7
1				

## Mux table

Input ରୁହୁ select କରାଯାଇଲେ Multiplexer  
 ଆପ୍ଟି ଆପ୍ଟି output କରାଯାଇଲେ connection କରାଯାଇଲେ  
 ତାକେ demultiplexer ବଳୀ ହେବାର  
 ମୂଳ କମ୍ପ୍ୟୁଟର selected sender କିମ୍ବା selected  
 receiver ଏ ନିମ୍ନ ପାଇଁ Multiplexer, use  
 କରାଯାଇଲେ।  
 ଏକବାରୁ ଏକଟି input - କିମ୍ବା select କରାଯାଇଲେ।

Example :-


$$\text{Q} \equiv \bar{P}Q + Q\bar{R} + \bar{P}\bar{Q}R$$

$$D_y = \bar{S}_1 \bar{S}_0 I_0 + S_1 \bar{S}_0 I_1 + S_1 S_0 I_2 + \bar{S}_1 S_0 I_3$$

$$= \bar{P}\bar{Q}I_0 + P'QI_1 + PQ'I_2 + PQI_3$$

(4x1) mux

$$\log_2 2^2 = 2$$



S <sub>1</sub>	S <sub>0</sub>	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	y
0	0	I <sub>0</sub>				
0	1		I <sub>1</sub>			
1	0			I <sub>2</sub>		
1	1				I <sub>3</sub>	

## Concept of DeMultiplexer

Input 1 bit, output  $n$  bits for more than 1 bit

Multiplexer  $\rightarrow$  ~~one input +~~ output Demultiplexer

Input  $n$  bits, output  $m$  bits. If  $n = 2^m$ , then  $m = \log_2 n$


1:4 Demux -

$$n = 4$$

$$m = \log_2 4 = 2$$


$$\frac{n}{2} = 2 \Rightarrow m = 2$$

Number of bits =  $4$  + (bits) extra bits  $\leftarrow$  4



$$I \times 2^3 = ABC$$

1x8 Output -



1 bit Input 8 bit Output -

$$\text{Number of bits} = P \times 2^k = 1 \times 8 = 8 \text{ bits}$$

## ROM (Read Only Memory)

ROM is non volatile memory, so when power is off, digital data of memory will stay stored in it. (Means the content of memory will stay stored)

### ROM Structure:-

→ Decoder + programmable OR gates

→ AND gates (Fixed) + programmable OR gates

Size :-

$$1 = 2^x \times y$$

where  $x$  = Number of Input

⇒ If,  $y$  = Number of Output

Total Input = 8,

Total output = 4 then the size is,

$$x = 8$$

$$y = 4$$

$$\begin{aligned} \text{Size of ROM} &= 2^8 \times 4 = 256 \times 4 = 1024 \text{ bits} \\ &= (1024/8) \text{ bytes} = 128 \text{ bytes} \end{aligned}$$

## Classification of ROM:-

PROM → programmable ROM

EPROM → Erasable programmable ROM (UV ray)

EEPROM → Electrically Erasable programmable ROM

Flash Memory →

Mask ROM →

PROM :- Empty when it is made, we can store data only once. And, can't change or delete data.

EPROM - we can erase data by uv rays

→ After that we can reprogram this memory.

EEPROM → we can erase data electrically many times. Efficiency of memory will delay with respect to erase.

Erase happens bit by bit

## Flash Memory:-

→ Speed of erase is faster than ~~ROM~~.

## (E23) EEPROM:

→ Data erase is done block by block.

## Mask ROM:-




→ It is PROM only.

→ Is programmed by chip maintenance.

→ This ROM is masked off ~~during photograph~~ during photograph.

## PLD (programmable Logic Device)

(1) ROM (Read Only Memory) :-



## PLD Structure

① ROM 2-3gls longitarsidmo a agres ②

Aug 20 **AND → OR** fid = 3 tgasfa . nos

present of bamps. address provided

(2) PLA - ~~is~~ begin ent so israel

AND → OR

18	58	Program	$\rightarrow$	Fixed Program	5	8	A
(3)	PAL:	0	0	0	0	0	0
1	0	0	0	0	1	0	0
0	0	1	0	0	0	1	0
1	0	0	1	0	0	1	0
0	0	0	0	1	0	1	0
1	0	0	0	0	1	1	0
0	0	1	0	0	1	0	1
1	0	0	1	1	0	1	1
0	0	1	0	0	1	1	1
1	0	0	0	1	1	1	1

ROM :-

AND

Fixed  
↓

OR

Programmable

Means we  
are using  
a decoder

80

80A1

\* Design a combinational circuit using ROM.

Accept 3-bit number & outputs a binary number equal to the square of the input number.

329076 → 8111110001

	A	B	C	B6	B5	B4	B3	B2	B1
0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	1
2	0	1	0	0	0	0	1	0	0
3	0	1	1	0	0	1	0	0	1
4	1	0	0	0	1	0	0	0	0
5	1	0	1	0	1	1	0	1	0
6	1	1	0	1	0	0	1	0	0
7	1	1	1	1	1	0	0	0	1

## procedure

Square of maximum value of 3 bits are  
~~two bits left part and both~~  $2^6 = 64$

(7)  $i^2 \neq 49$  two bits least three bits

Here max value is  $= 49$  consider

$$2^1 / 2^2 / 2^3 / 2^4 / 2^5$$

None of them are greater or equal to 49

But  $2^6$  is 64 so we have taken 6 bits here.

$\Rightarrow$  Then we're doing square to decimal number upto seven as it is written in question.

Then we are just inserting binary value

on the table. It would take half

$\Rightarrow$  After doing we need to decrease the number of OR gates. As  $B_2$  all values are equal to zero.


Also  $B_1$  is equal to C so we can directly take input from C.

Explain

=> After drawing the circuit we will find out that in where OR gates will have From truth table.

=> After this we have to check the truth table. Suppose I am taking decimal number 4 as input or 3 as input we will have to check whether it is 1 or 0. Like if the decimal value is 3 the input binary is 11 there is output, in 3 where there are connecting wires will have 1 as output.

## Circuit Drawing



① Table based) takes following priority :-

enable  $\bar{E}$    $E$

Address  $A_2$    $\bar{A}_2$    $A_2$

Address  $A_1$    $\bar{A}_1$    $A_1$

Address  $A_0$    $\bar{A}_0$    $A_0$

Data  $B_0$    $\bar{B}_0$    $B_0$

Data  $B_1$    $\bar{B}_1$    $B_1$

Data  $B_2$    $\bar{B}_2$    $B_2$

Data  $B_3$    $\bar{B}_3$    $B_3$

Ex-01

$$\sum(F(A, B, C, D)) = \sum(0, 1, 3, 4, 8, 9, 15)$$


Minterm	A	B	C	D	F	
0	0	0	0	0	I <sub>0</sub>	0
1	0	0	0	1	I <sub>1</sub>	0
2	0	0	1	0	I <sub>2</sub>	1
3	0	0	1	1	I <sub>3</sub>	0
4	0	1	0	0	I <sub>4</sub>	1
5	0	1	0	1	I <sub>5</sub>	0
6	0	1	1	0	I <sub>6</sub>	1
7	0	1	1	1	I <sub>7</sub>	1
8	1	0	0	0	I <sub>8</sub>	
9	1	0	0	1	I <sub>9</sub>	
10	1	0	1	0	I <sub>10</sub>	
11	1	0	1	1	I <sub>11</sub>	
12	1	1	0	0	I <sub>12</sub>	
13	1	1	0	1	I <sub>13</sub>	
14	1	1	1	0	I <sub>14</sub>	
15	1	1	1	1	I <sub>15</sub>	

Main Table:  $2^4 \text{ with } 2^3 = 1$

$$= 1 + 2^1 \cdot 0 \cdot 2^1 + 1 \cdot 2^1 \cdot 2^1 + 2^1 \cdot 1 \cdot 2^1 = 1$$

	$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	$I_5$	$I_6$	$I_7$
$A'$	0	1	2	3	4	5	6	7
$A$	8	9	10	11	12	13	14	15
	1	1	0	A	A'	0	0	A

Mux table ~~2<sup>3</sup>~~ 7 माले Input होते ताकि  
 value Main Table 7 माले दमाले मेंधार  
 prime अर्थ + इन prime तकी  
 0 2<sup>3</sup> prime 1 1 1 1 1 1 1 1




## Programmable Logic Arrays(PLA)

AND

**OR**

91	11	10	00	38
2	2	2	0	A
0	0	0	4	0
2	3	3	2	1
1	4	4	3	1

A.N.D.



0 or 1

$$(-58A + 87A + 9A) = (5)A$$

~~(c) 71~~ (d) 77; prime or not

Ex-01

Implement the following boolean function

with) PLA  $F_1(A, B, C) = \sum (0, 1, 2, 4)$

$$F_2(A, B, C) = \{0, 5, 6, 7\}$$

$$\Rightarrow \begin{array}{c} DC \\ A \\ \hline A' D. \\ \hline A \cdot 1 \end{array} \quad \begin{array}{c} 00 \\ 01 \\ 10 \\ 11 \\ \hline 0 \\ 1 \\ 0 \\ 1 \\ \hline 0 \\ 0 \\ 0 \end{array}$$

$$F_{1112}(A'B' + A'C' + B'C') \rightarrow \text{True value}$$

Compliment, (e)  $P_{\text{C}} \rightarrow (AC + AB + \underline{BC})$

(a) For  $F_2$  signal code 0, 5, 6, 7.

	BC	00	01	11	10
A	0	1	0	0	0
	1.	0	1	1	1

$$\Rightarrow F_2(T) = (A'B'C' + AC + AB) \rightarrow (T)$$


$$F_2(C) = (A'C + A'B + A\bar{B}\bar{C})$$

we are using  $F_1(e)$  &  $F_2(j)$

Minterms	variables	outputs
$AC(B, C)$	$B = 0, C = 1$	$F_1(e) = 1, F_2(j) = 1$
$(AB, G, 0)$	$B = 1, C = 0$	$F_1(e) = 1, F_2(j) = 1$
$BC$	$- - 1 1 0 1 0 0 1 0 1 0 0 1$	$F_1(e) = 1, F_2(j) = 1$
$A'B'C'$	$0 0 0$	$F_1(e) = 0, F_2(j) = 0$

also write  $(2^2B + 2^1A + 2^0C)_{2\text{LUT}}$

$$(2^2B + 2^1A + 2^0C) \oplus (2^0, 2^1, 2^2)$$



$\times$ -OR Gate works as an controlled inverter

True if  
one is true  
and others  
are false  
 $F_1 = X \oplus Y$   
 $F_1 = X + Y$   
 $F_1 = X \cdot \bar{Y} + \bar{X} \cdot Y$

		(negation)		0		0	
		0	1	1	0	1	0
		0	1	0	1	0	1
		1	0	0	1	1	0
		0	1	1	0	0	1
		1	1	1	1	0	0
		0	0	0	0	0	0

(inversion)

## Flip Flop

① SR Flip-Flop

② JK Flip-Flop

③ D Flip-Flop


④ T flip-Flop

⑤ Master-Slave Flip Flop

## SR Flip-Flop

Set-Reset  
Flip Flop

SR Latch:-



Forbidden  
value

S	R	Q	Q'
0	0	(Forbidden)	
0	1	1	0
1	0	1	0
1	1	0	1
			(unchanged)

NANDgate


I <sub>1</sub>	I <sub>2</sub>	Output
0	0	01
0	1	01
1	0	01
		0

output zero

NOT + AND

$$\frac{\text{AND}}{1 \cdot 1 = 1} \quad \frac{\text{NOT}}{1}$$

## SR Flip-Flop:-



S	R	Clock	Q	Q''
0	0	↑	unchanged	
0	1	↑	0	1
1	0	↑	1	0
1	1	↑	Indeterminate / Forbidden	


Set ~~at~~ output value = 1

Reset


Reset = 0

Output = 0

Set = 0




## J-K FlipFlop




$J$	$K$	$\uparrow$ clk	$Q$	$Q'$
0	0	$\uparrow$	(unchanged)	
0	1	$\uparrow$	0	1
1	0	$\uparrow$	1	0
1	1	$\uparrow$	(Toggle)	(Toggle)

TRUTH TABLE  
 $Q = \text{High} = 1$        $Q' = \text{Low} = 0$

ক্ষেত্রফলে Toggle হল




## D - Flip-Flop:- (একটি ছিটুন্ডি) (Data Flip Flop)



D	K	clk	Q	Q'
1	0	1	1	0
0	1	1	0	1

D	clk	Q	Q'
0	↑	0	1
1	↑	1	0

## T-Flipflop:-



T	clk	Q	$Q'$
0		0	1
1		1	0

J	K	clk	Q	$Q'$
0	0	↑	0	1
1	1	↑	1	0

## Counter

→ Counter मतभूले संख्या अनुग्रह पाए तो क्या आए

Modulus / Mod number बताए।

$n \rightarrow$  संख्यक flip-flop use करता है

तो  $2^n$  " संख्या अनुग्रह दिए।

Asynchronous Counter / Ripple Counter

→ Ripple up Counter:

0, 1, 2, 3, ...

Ascending  
order  
of  
count

→ Ripple Down Counter:

7, 6, 5, 4, 3, 2, ... Descending order


प्राप्ति करने के लिए निम्नलिखित विकल्प

1. D flip flop

2. JK flip flop (→ negative edge triggered)

संख्यक अप्पोट → संख्यक  
निम्नलिखित → संख्यक  
निम्नलिखित द्वारा उत्पन्न

Ripple up :- (Counter)



কাউন্টার দেখু এবং গাফ-গাফ করো না

$Q_2$	$Q_1$	$Q_0$	Output
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	1	0	1
1	1	1	1

Negative transition হলো value change

Negative transition  $\rightarrow$  Toggle করাব

FlipFlop Active  $\leftarrow$  Toggle করাব  
FlipFlop Active  $\leftarrow$  এবং এই মান পরিবর্তন

## Ripple Down Counter

(क्रिटिकल फ्लिप-फ्लॉप)

positive transition

क्रिटिकल समय Active  
2(0)


क्रिटिकल समय

क्रिटिकल समय

1 1 1

0 - 1

$Q_2$	$Q_1$	$Q_0$
1	1	1
1	0	1
0	1	1
0	1	0
0	0	1
0	0	0



④ Negative transition (Active state)




क्रिटिकल समय के दौरान असंगति होती है।

असंगति का असर एक संख्या में होता है।


उदाहरण में, यह असर 15 वां अंक के रूप में होता है।

## Aynchronous Counter (Propagation)

এধানে স্বতন্ত্রে Toggle করে পুনরা flip-flop  
এর output দ্বারা কাউন্টার কে অনেকগুলি  
পিছে পিছে Toggle করতে, আর এটো হলো  
Propagation Delay



## Synchronous Counter



$T = 1$  টাইম ইন্টালে Toggle করার

$T = 0$  " " " " না,

এধান স্বতন্ত্রে একই সাথে Toggle করছে।

মানে value ও পরে " " change হয়। propagation delay হচ্ছে এই

$g_3$	$g_2$	$g_1$	$g_0$
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
0	0	0	0
0	0	1	0
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
0	0	0	0
0	0	1	0
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1

## Sequential Circuit:-

Design sequential circuit having  
1 input  $\rightarrow$  1 output

$\Rightarrow$

State  
Diagram  $\rightarrow$  State  
Table  $\rightarrow$  State  
Reduction  $\rightarrow$  Assignment

Implement  
circuit

Derive Circuit  
Excitation  
Table  
From state table


Determine  
No. of R  
Flip-flop

( $n$  bits,  $m$  stages  
state of  $n$  bits  
of  $m$  flip-flop)

$2^m = \text{No. of states}$ ,

$m = \text{Flip-Flop}$ )

State Diagram:-



State Table:-

present state		next state		output	
A	B	n=0	n=1	n=0	n=1
0	0	0 0	1 1	0	1
0	1	1 1	0 0	0	1
1	0	0 1	1 0	1	0
1	1	1 0	0 1	1	0

Spring-2019

### Magnitude Comparison

The comparison of two numbers is an operation that determines if one number is greater than, or equal to the other number.

Suppose A & B two numbers that determines their relative magnitudes.

There are three variables that indicate

$$A > B, A = B, A < B$$

$$\chi_i = A_i B_i + A'_i B'_i$$



$$A = B \Rightarrow \chi_3 \cdot \chi_2 \cdot \chi_1 \cdot \chi_0$$



$$A > B \Rightarrow A_3 B_3' + \chi_3 A_2 B_2' + \chi_2 \cdot \chi_3 A_1 B_1' \\ + \chi_3 \cdot \chi_2 \cdot \chi_1 \cdot A_0 B_0'$$


$$(A < B) = A'_3 B_3 + \chi_3 A_2' B_2 + \chi_2 \cdot \chi_3 A_1' B_1 \\ + \chi_3 \cdot \chi_2 \cdot \chi_1 \cdot A_0' B_0$$

Spring-19

Two half adder & OR gate

Q6)

Full Adder with extra OR gate:



Spring-18

Q1) Understand

Understand Combinational Circuit:

- Perform various types of digital operation
- It is the combination of gates
- It has no memory
- Means the present output of the circuit is not depending on the previous output.

(Ch. Spring-19)

X + 5 bits with the 3 bits own

(3) (a) parity bit :- bit which act like as a checker on a set of binary values, calculated in such a way that the number of 1's in the set plus the parity bit should always be even.

### Autumn - 18

3(a) The parity generator & parity checker's main function is to detect errors in data transmission. The parity is nothing but number of 1's and there are two types of parity bits they are even & odd bit. In Odd parity the code must be in odd number.

For example:-

5-bit code 100011 → there are three ones so it is said to be odd parity.

## parity generator:-

It is a combinational circuit at the transmitter. It takes an original message as input & generates the parity bit. For that message the transmitter in this generation transmits message along with its parity bit.

3(b) 3 bits Even parity :-  $(\bar{A} + \bar{B}) + (\bar{A} + \bar{C}) + (\bar{B} + \bar{C}) = 1$

A	B	C	even parity
0	0	0	0
0	0	1	1
0	1	0	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$$(\bar{A} + \bar{B} + \bar{C}) + (\bar{A} + \bar{B}) + (\bar{A} + \bar{C}) + (\bar{B} + \bar{C}) = 1$$

## K-Map

latches using

		BC	00	01	11	10	
		A	0	0	1	0	1
		B	1	0	0	1	0
00	01	1	0	0	1	0	1
01	11	0	1	0	1	0	1
11	10	0	1	0	1	0	1
10		0	1	0	1	0	1

$$F = A'B'C' + A'B'C + A'B'C' + ABC \text{ (d)}.$$

$$= A(A'(B'C + BC')) + B(A'C' + AC)$$

$$= A(B \oplus C) + B$$

$$= B'(A'C' + A'C) + B(A'C' + AC)$$

$$= B'(A \oplus C) + B$$

$$= B'(A \oplus C) + B(\overline{A}C + \overline{A}\overline{C})$$

$$= B'(A \oplus C) + B(\overline{A} \oplus C)$$



$$= (A \oplus C)(B + B') B'x + Bx' = B \oplus x$$

$$= B \oplus (A \oplus C)$$

(n+m)  
B.1  
n.m

Odd parity :-

A	B	C	odd
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
			0



$$F = A'B'C' + A'B'C + A'BC + ABC'$$


$$= A(B'C + BC') + A'(B'C' + BC)$$

$$= A(B \oplus C) + A'(\overline{B \oplus C})$$


$$= A \bar{u} + A' \bar{\bar{u}} = \overline{A \oplus u} = \overline{A \oplus (B \oplus C)} = A \odot B \odot C$$

## Binary parallel Adder

Digital function that produces the arithmetic sum of two binary numbers in parallel. Consists of Full adder



## Subtractor



$$(s_3 + s_2 A) A + (s_2 + s_1 A) A^2 =$$

[THE END]

