Md. Ishtiaq Ahamed Fahim 2012518642 `CSE231.14L`


Task 1:

Input AB	$AND F = A \cdot B$	$ \begin{array}{c} OR \\ F = A + B \end{array} $	$F = \overline{A \cdot B}$	$ \begin{array}{c} XOR \\ F = A \oplus B \end{array} $	$ \begin{array}{c} NOR \\ F = \overline{A + B} \end{array} $
0 0					
0 1					
10					
11					


Input A	$ \begin{array}{c} NOT \\ F = \overline{A} \end{array} $
0	
1	

Table D.1 Truth table of logic gates


Truth Table



Logisim



Description And Discussion



Task 2:

Complete the truth table for the 3-input AND gate in Table D.2.


A B C	F = ABC	F = A + B + C
000		
001		
010		
011		
100		
101		
110		
111		

Table D.2 Truth table of 3-input AND and OR


Truth Table

0 0	800	e '0	ABE	A+B+C O 1
0	1	0	6	1
8 1	0	0	0	1
1	1	3	00	1

Logisim



Description And Discussion



task 3:

2. Complete the truth table for the function F in Table \bar{D} .4.

A B C	$I_1 = A'C$	$I_2 = AB'$	$I_3 = BC$	$F = I_1 + I_2 + I_3$
000				
001				
010				
011				
100				
101				
110				
111				

Table D.4 Truth table of logic gates

3. Label the pin numbers for the NOT, AND and OR gates of the function *F* in Figure D.3, using the pin configurations in Figure C.2.





Figure D.3 Circuit diagram for the Boolean function ${\it F}$


F. Simulation

 Simulate the combinational logic circuit of Experiment 0 in Logisim and attach the circuit in your lab report, showing only the instance when the input ABC = 010.


Truth Table



Logisim



Description And Discussion




Task 4:


Is it possible to make a 3-input NAND or NOR gate with 2-input NAND or NOR gates? Justify your answer

E. Questions


1. Is it possible to make a 3-input NAND or NOR gate with 2-input NAND or NOR gates? Justify your answer.

Proof





Logisim



Description And Discussion

HAND and Note Gatases are
known are universal gate and
to execte acore circuit and
prove of via implemting a

simput NAND, MOR crate
with 2 imput NAND, NOR crate