

Assignment -1 el) while a VHDL phogram to implement all the AND galis using data flow. Title - Iniple mentation of AND gate using data flow nicaelling. Symbolic diagnam-Boolean Expression - [A.B]. Truth Table 8 code Library IEEE; me logic-1164.all; entity AND - gale is pout (A: in std-logic; B: in Ald-logic; y : out std-logic); and AND-gale; anchibietule and Logic of AND-gate is begin Y (= A AND B; end and Logic;



code. Library IFEE; Me IEEE. std-logic-1164.all; YLOA ANDB; entity of gate is end OR-gate Logic; Port (A: in std-togic; B: in Atd-logic; 4: out etd-logic); anchetetule ok-gate hogie of ok-gate in TYLEA OANDB; end and hogic; Dulput Waneform (a) s) white a VHDI program to Emplement all NOT brate using date flow modelling. 18the - Implementation of NOT beali using data flow modelling. Symbolic d'agrane 12A'

Mruth Jable code. Library IEEE; use TEEE. etd-logic-1164. all; entily NOT-gale u pout (A: in std-logic; y: out std-togic); anchiteture NOThogie ef NOT-gate is begin y (: NOT (A); and NOTLOgic; Outfut Waneforme

1) While a VHL program to Emplement all NAND water wing data flow modelling. Title - Implementation of white gots using data flow modelling. Boolean Expuerion - 4 = AB Lymbolie L'agran Truth Table Code Library JEEE; me IEEE_std-logic-1164.all; suffy NAND-gate is Pout (A: in std-logic; B: in std-logic; 4: out std-logic; and NAND-gale: anchilleture NANHOgic of NAND-gate is begin 1 Y (2 A NANDB and NANDLogic;



code Ebicary Ifff; We Iffe-std-logee-1164 all; entity NOR gate pout (A: l'en std-logic; B: in std_ Ubgic; Y: out std-logic; en custerbure NORLogie of NORgato à Y LOA NOR B; NOR end NORLogic; Output Wareform 6) while a VHAL program to implement all XOR gate using data flow modeling. Title - Implementation of xox gate using date flow modeling. Boolean Expression - y: A @ B Symbolic Diagnam-Y=ABB

Treath Table Library TEEF;

use IEEE_std_logic_1164.all;

entity XORgale is


Pout (A: in std_logic;

B: in std_logic;


Y: oud std_logic;


y: oud std_logic; code an Williature NORLOgic of NOR9 is and xOR hogic; output wantering

Write a VHAL purguan to implement au *NoR Crate veing dola flow modeling. Title - Implementation of xNOR gate using Boolean Expunsion - Y= Y= ABB Symbolic Xiagnam >0- 4 = ABB Trush Yable Code Library IEEE; Le Iffe - std-logic - 1164.all; Rutily KNOR 9 is Pout A: in std. logic; 8: in std_logic; y: out std. logie); and xNDR9; androgic of xNOR 9 is begin YLOA KNORB; und xNORlogic;



Assignment - 2 1) Write a the VHDL programs to Eneplement multiple news: 2:1, 4:1, 8:1 and 16:1 / wing when of -else / www. test burch. 7 . 2:1 nua library IEEE; Use IREE. STD_LOWIC_1164. ALL; entity test 2 to 1 mus & Pout a: in STA_LOUIC; b: in STD_LoluTe; c: in STD-LOUTE; 4: Out 370- LOWED; end I to I muia anchitecture behavioural of 2 to 1 mux is begin y 22 a when 5=0'de and Behavioural: Stimulation Wangonn: -







16:1 LUX Library Peel; the feel std_logic_1164, all, we see . std - logic - with all; une êue. std-logie - un signed. all; entity nua 16 / 2 Pout (x: in std_loge_weton (15 down to 0); s: in std_logic_weton (3 down to 0); y: out std_logic); and mua 16; begge suntitue Dehauspral of nur 16 is Legen pier cons (2.A) He = " 0000 m) Inen. de if x = 2 (0); then else if (2 a(i); then ense of x = 400 1100 4) Then

4(22(3); Melif(\$ 2"0100") Acren else if (3= 4010,14) teren y(=a (s). Me iff & 2 " 01104) then use if (s = " 0 111 m) teren 10 455 ca (4):

elle \$ (s = "1000") teren 4(29(8): the if (D= "1001") Anen Y (2 a (9). else if (b = " 1010") tuen 7 (22(10). elle Eff b = "1011") teren 4 (=2 (1): elle off 52 4 1100 4) teren 4 / = a (12); else H = 4 11014) teren 4 (2 0 (13); else iff s="11104) then elle y (= a (14); end if; und Quoces; und nunx; of While a VHAL PROGRAM to implement demultiplexeres 1:2, 1/4, 1:8 and 1:16. 1:2 de-nua Library "ell; me "ell. std_ logic -1164. all; me ille. std. logic-anith. all; Me Elee. Std- logie- uneigned. all, cutity Denua 1 to 1;

avenituture Enhousioned of data flow Denua 1 to 2 is begin 01 (= I and (nots): 0 2 < 2 I and 1; end dataflow; stimulation wantform-100 1: 4 denux Library Elle: use use. std- logie-116 1. all sufity denux 1+0 4 & Rouf- | f: En std_ logic; 80,51: En std- logic; A,B,C,D: Out Std- Logic); ancuitée teure bur of denum 1 to 1 & 1 PHOLEN (F, 50, 51) is begin eft = 0: 2'0' and s1: 2!0') then else of (20211' and 31:10'). then





1:16 de mux Chary Elee; use use std_ logic_1169.all use ille. std. Logic_with. all me ine std-logic-unsigned. all entity denna 16 % Pout (a: in Itd-Logic. A: En Atd- Logic (3 down to o); 7: Dut itd- logic-vertor (1x down too); and dennes 16; anche texture denun of denun 16 is Process (a, s) begin care sis when '0000' => 7(0) (200; when '0001' 2> 4(1) <201; when '0010' => 4 (2) (201; when '0011' 2/2 4(3) (20); When '0100' 3/ y (4) 1 = a; when '0101'=> 4/1) (20) 9 when '0111'=> 4 (4) (2 %;

When "1000" 3 7(8) < 2 21; when a 1001 4 st when 4, 1010 => 4(10) < 22; When 4 11.004 = 16

7 (12) 1 = 2;

When 4 10 11 4 = 16

7 (11) 1 2 2; 4 (13) 60 21; When "1110" = 1 unen 4/11/2) 4(15) (201: end care; end process; end dencera;


Write the VHbi program to Emplement weader Chewit: 8:3, 4:2° and parily encoder. 8:3 encoder library ile; me Ecco: std-logic-1161. all; entity encoder 8x3 & Pout d: in std-logic menton (7 domm to 0); a.b. e. out std-togic); and eneoder_8 x3; av chitethere en ede-8×3_ aven of encoder_8×3? puocen(d) beg in a(=d(4) ord(s) ord(6) ord(4); 61= d(2) or d(3) on d(6) or d(17); e(2d1) ord(8) ord(5) ord(7). end process; end eneder- output, anch; stimulation wantoun 3707

4:2 evender Library Elee use Erec std-logic-1164.all; entity encoder 2 & south 1 3 down to 0); 6: & out std-logic - vector (1 down to 0)); and meader 2; annited une blu of meder 2 % 610) 22 a(1) or a(2); b(1) 12 a(1) or a(8); end buy stimulation Wantform 0001 X0010 X0100 X1000 X X 11 X 10 X 01 X Priority Encoder 1:2 Chary cee; me Este. std-logie-1164.all; cutity puroulty weader is Pout (io: in std-logie; in ald bogie; el: in etd-togée;
el: in estd-togée;
el: in estd-togée;
el: in estd-togée;
el-not: inout etd-togée; out o: out std-basic;


out 1: out std-logie out 2: out std - logie). and Pulority- wedle; annitéeture Salaflow of Prilonity-meder à begin procen (%) elle :2 - not 1= '0'; and if end purcess; out 2 1 = 60 OR EI OR E2 OR EB; Out (= (?1 AND ?2_not) DR 28; out 0 12 22 0R 23; end sataflow, Stimulation Waneform -000 t - Out 1 100 m doons

White a VHDL purguane to Eneplement magnitude compaliator archit library ille; me Elle. Std_ loge-1164.all. entity map codep is end neap-comp; architecture bet of neag-conep is component map - comp Pout (a, b: En std-logie-verton (3 down to o) ag, 6g, eq: out-std-lagie); end component. signal a-s, b-s: stdhaple - weton (3 down to o). signal ag_s, bg_s, og_s: std_sogle; begur -- beh a: mag-comp pout mapl SI at a-8) かっと かートノ RC ag => ag - b) AS: eq = 1 eq - b)
bq = 1 bq - b; DAT W. P! PHOLESS DAT begin a-1 2 "1111"; 6-8 22 000000 TITLE wait for 100 m; OBJE(0-20/24101041 6-62 11004; wail- for 100 ms

a-b 2 4 10014; B-8 2 " 0011"; woult for looms; a-8 1= 4 10004. 6-12 1000m; want for looms end proces; end beh; stimulation Wansform 6-573:0 1 00 Ws generator and pabely checker. 8 bit - parity generalor library Ell; use lee std-logic-1164, all; entity parity à Pout [dala: in bit- meto 4 (7 donn 400) ever-P, odd-P: out bit);



· 8 bit poulty checker We see. Std-logic-1164.all; entity painty cut's Fort (data: in bit-unton (4 down to o). P: in bit: end paulity- out; architecture parity-over of parity-ohkis Lignal leng: bit- weton (6 down to 0): Degin lemp 10) 2 = data 10) NOH data(); templi) (2 templo) NOH data(2); lemp (2) 22 lemp (i) XDH dala (3); temp (3) (2 temp (2) xon data (1); leny (1) (2 brip (8) xor dala (1); lemp (5) 22 lemp (A) NON dale (6); lemp (6) 22 lenep/s/ xon data (7). e < 2 P XOH Lemp(6). und pavely- arch;



elle if ex event and clk : 2 '1') tun B000-000 the f(H = '0' and s = '0') then dre if H = '0' and x 2' 1') then elle ff n = '1' and L = '0') teren the If H 2 '1' and b = '1') then
10, P(2 '-1; and puocess. end Behavioreal: I timulation Wareform