


### Assignment - 1

1) write a VHDL program to implement all the AND gates using data flow.

Title - Implementation of AND gate using data flow modelling.

Symbolic diagram -



Boolean Expression -  $[A \cdot B]$ .

Truth Table


A	B	$Y = (A \cdot B)$
0	0	0
0	1	0
1	0	0
1	1	1

code

```
library IEEE;  
use IEEE.std_logic-1164.all;  
entity AND_gate is  
    port (A: in std_logic;  
          B: in std_logic;  
          Y: out std_logic);
```

```
end AND_gate;  
architecture andLogic of AND_gate is  
begin
```


```
    Y <= A AND B;  
end andLogic;
```



Q. Write a ~~VHDL~~ VHDL program to implement an OR gate using data flow modelling.

Title - Implementation of OR gate using data flow modelling.

Symbolic diagram



Boolean Expression -  $(A + B)$ .

Truth Table

<u>A</u>	<u>B</u>	<u>Y = (A + B)</u>
0	0	0
0	1	1
1	0	1
1	1	1


code

```
library IEEE;
use IEEE.std_logic_1164.all;
entity OR-gate is
    Port ( A: in std_logic;
           B: in std_logic;
           Y: out std_logic);
```

```
Y <= A AND B;
end OR-gate logic;
```

```
end OR-gate
architecture OR-gate logic of OR-gate is
begin
    Y <= A AND B;
end and logic;
```


Output waveform



Q) Write a VHDL program to implement all NOT gate using data flow modelling.

Soln - Implementation of NOT gate using data flow modelling.

Symbolic diagram




### Truth Table

A	A' = Y
0	1
1	0

### code

```
Library IEEE;  
use IEEE.std_logic-1164.all;  
entity NOT_gate is  
  port (A: in std_logic;  
        Y: out std_logic);  
end NOT_gate;  
architecture NOTlogic of NOT_gate is  
  begin  
    Y <= NOT (A);  
  and NOTlogic;
```


### Output Waveform



1) Write a VHDL program to implement an NAND gate using data flow modelling.

Title - Implementation of NAND gate using data flow modelling.

Boolean Expression -  $Y = \overline{A \cdot B}$

Symbolic Diagram - 


Truth Table

A	B	$Y = \overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0

Code

```
Library IEEE;  
use IEEE.std_logic_1164.all;  
entity NAND_gate is  
    port ( A: in std_logic;  
           B: in std_logic;  
           Y: out std_logic;  
    end NAND_gate;  
architecture NANDLogic of NAND_gate is  
    begin  
        Y <= A NAND B  
    end NANDLogic;
```

## Output waveform




5) Write a VHDL program to implement an NOR gate using data flow modelling.

Note - Implementation of NOR gate using data flow modelling.

Boolean expression -  $Y = \overline{A+B}$

Symbolic Diagram -



## Truth Table

A	B	$Y = \overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0


code

```
library IEEE;
use IEEE -std-logic-1164 all;
entity NOR gate is
    port (A: in std-logic;
          B: in std-logic;
          Y: out std-logic;
    end NOR gate;
architecture NORLogic of NORgate is
    begin
        Y <= A NOR B;
    end NORLogic;
end;
```

NOR

data


Output waveform



6) write a VHDL program to implement an XOR gate using data flow modeling.

Title - Implementation of XOR gate using data flow modeling.

Boolean Expression -  $Y = A \oplus B$

Symbolic Diagram - 


### Truth Table

A	B	$Y = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

### Code

```
Library IEEE;  
use IEEE - std - logic - 1164.all;  
entity XORgate is  
  port (A: in std - logic;  
        B: in std - logic;  
        Y: out std - logic);  
end XORgate;  
architecture XORLogic of XORgate is  
  begin  
    Y <= A XOR B;  
  end XORLogic;
```

### Output waveform



Timing??




7/ write a VHDL program to implement an XNOR gate using data flow modeling.

Title - Implementation of XNOR gate using data flow modeling.

Boolean Expression -  $Y \Rightarrow Y = \overline{A \oplus B}$

Symbolic Diagram -



Truth Table -


A	B	$\overline{A \oplus B} = Y$
0	0	1
0	1	0
1	0	0
1	1	1

Code

```

library IEEE;
use IEEE_std_logic_1164.all;
entity XNOR_g is
    port( A: in std_logic;
          B: in std_logic;
          Y: out std_logic);
end XNOR_g;
architecture XNORlogic of XNOR_g is
begin
    Y <= A XNOR B;
end XNORlogic;
    
```

output waveform



*[Signature]*  
21.2.22

## Assignment - 2

1) Write the VHDL programs to implement multiplexers: 2:1, 4:1, 8:1 and 16:1 (using when/else / vector / test bench).

→ • 2:1 mux

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

entity test\_2to1\_mux is

Port ( a: in STD\_LOGIC;

b: in STD\_LOGIC;

c: in STD\_LOGIC;

y: out STD\_LOGIC);

end test\_2to1\_mux

architecture behavioural of test\_2to1\_mux is


begin y <= a when s = '0' else

b when s = '1' else

c;

end Behavioural;

Stimulation waveform: -



4:1 MUX

Library IEEE;

use IEEE std\_logic\_1164.all;

entity 4to1\_mux is

port (a, b, c, d, s1, s0: in std\_logic;

y: out std\_logic);

end 4to1\_mux;

architecture Behavioral of 4to1\_mux is

signal s: std\_logic\_vector(1 down to 0);

begin

s <= s1 & s0;

with s select

y <= a when "00",

b when "01",


c when "10",

d when "11",

'Z' when others;

end Behavioral

stimulation waveform-



## 8:1 Mux

Library IEEE;

use IEEE.std\_logic\_1164.all;

use IEEE.std\_logic\_arith.all;

use IEEE.std\_logic\_unsigned.all;

entity 8to1mux is

Port (d: in std\_logic\_vector(7 downto 0);

s: in std\_logic\_vector(2 downto 0);

y: out std\_logic);

end 8to1mux;

architecture Behavioral of 8to1mux is

begin


```

y <= d(0) when s = "000" use
      d(1) when s = "001" else
      d(2) when s = "010" else
      d(3) when s = "011" else
      d(4) when s = "100" else
      d(5) when s = "101" else
      d(6) when s = "110" else
      d(7);

```

end Behavioral;

Stimulation Waveform



# 16:1 mux

```
library IEEE;
use IEEE.Std_Logic_1164.all;
use IEEE.Std_Logic_Arith.all;
use IEEE.Std_Logic_Unsigned.all;
entity mux16 is
    port(x: in std_logic_vector(15 down to 0);
         s: in std_logic_vector(3 down to 0);
         y: out std_logic);
```

```
and mux16;
architecture Behavioral of mux16 is
begin
```

```
    process (x,s)
    begin
        if (s = "0000") then
            y <= x(0);
        else if (s = "0001") then
            y <= x(1);
        else if (s = "0010") then
            y <= x(2);
        else if (s = "0011") then
            y <= x(3);
        else if (s = "0100") then
            y <= x(4);
        else if (s = "0101") then
            y <= x(5);
        else if (s = "0110") then
            y <= x(6);
        else if (s = "0111") then
            y <= x(7);
```

```

else if (s = "1000") then
    y <= a(8);
else if (s = "1001") then
    y <= a(9);
else if (s = "1010") then
    y <= a(10);
else if (s = "1011") then
    y <= a(11);
else if (s = "1100") then
    y <= a(12);
else if (s = "1101") then
    y <= a(13);
else if (s = "1110") then
    y <= a(14);
else
    y <= a(15);
end if;
end process;
end mux;

```

\*) Write a VHDL Program to implement de-multiplexers 1:2, 1:4, 1:8 and 1:16.

1:2 de-mux

```

library IEEE;
use IEEE.std_logic-1164.all;
use IEEE.std_logic-arith.all;
use IEEE.std_logic-unsigned.all;
entity Demux 1 to 2;

```

architecture ~~Behavioral~~ of dataflow of  
demux 1 to 2 is


begin

01 <= 1 and (not s);

02 <= 1 and s;

end dataflow;

stimulation waveform-



1: 4 demux

library IEEE;

use IEEE.std\_logic\_1164.all;

entity demux 1 to 4 is

port ( F : in std\_logic;

    s0, s1 : in std\_logic;

    A, B, C, D : out std\_logic);

end demux\_1 to 4;

architecture bhv of demux 1 to 4 is

begin

    process (F, s0, s1) is

    begin

        if (s0 = '0' and s1 = '0') then

            A <= F;

        else if (s0 = '1' and s1 = '0') then




How of

```

    B <= F;
  else
    D <= F;
  end Process;
end bhv;

```

Stimulation waveform



1: demux

```


library IEEE;
use IEEE.std_logic_1164.all;
entity demux_1to8 is
  Port (
    i0: in std_logic;
    s: in std_logic_vector(0 to 2);
    o: out std_logic_vector(0 to 7);
  );
end demux_1to8;
architecture demux_arch of demux_1to8 is
  begin
    process(i0, s)
    begin
      o <= "00000000";
    end process;
  end demux_arch;
end demux_1to8;

```

when "000"  $\Rightarrow$  0(0)  $\angle$  2<sup>0</sup>;  
 when "001"  $\Rightarrow$  0(1)  $\angle$  2<sup>0</sup>;  
 when "010"  $\Rightarrow$  0(2)  $\angle$  2<sup>0</sup>;  
 when "011"  $\Rightarrow$  0(3)  $\angle$  2<sup>0</sup>;  
 when "100"  $\Rightarrow$  0(4)  $\angle$  2<sup>0</sup>;  
 when "101"  $\Rightarrow$  0(5)  $\angle$  2<sup>0</sup>;  
 when "110"  $\Rightarrow$  0(6)  $\angle$  2<sup>0</sup>;  
 when "111"  $\Rightarrow$  0(7)  $\angle$  2<sup>0</sup>;

when others  $\Rightarrow$  0  $\angle$  2 "00000000";  
 end case;  
 end Quotient;  
 end denominator;

### Stimulation waveform



1:16 demux

library ieee;

use ieee.std\_logic\_1164.all;

use ieee.std\_logic\_arith.all;

use ieee.std\_logic\_unsigned.all;

entity demux16 is

Port (a: in std\_logic;

s: in std\_logic (3 down to 0);

y: out std\_logic\_vector (15 down to 0);

end demux16;

architecture demux of demux16 is

begin

process (a, s)

begin

case s is

when '0000' =>

y(0) <= a;

when '0001' =>

y(1) <= a;

when '0010' =>

y(2) <= a;

when '0011' =>

y(3) <= a;

when '0100' =>

y(4) <= a;

when '0101' =>

y(5) <= a;

when '0111' =>

y(7) <= a;

when "1000"  $\Rightarrow$

$$\gamma(8) < 2\alpha;$$

when "1001"  $\Rightarrow$

$$\gamma(9) < 2\alpha;$$

when "1010"  $\Rightarrow$

$$\gamma(10) < 2\alpha;$$

when "1100"  $\Rightarrow$

$$\gamma(12) < 2\alpha;$$

when "1011"  $\Rightarrow$

$$\gamma(11) < 2\alpha;$$

when "1101"  $\Rightarrow$

$$\gamma(13) < 2\alpha;$$

when "1110"  $\Rightarrow$

$$\gamma(14) < 2\alpha;$$

when "1111"  $\Rightarrow$

$$\gamma(15) < 2\alpha;$$

end case;

end process;

end lemma;

5) Write the VHDL program to implement encoder  
Circuit : 8:3, 4:2 and parity encoder.

8:3 encoder

library ieee;

use ieee.std\_logic\_1164.all;

entity encoder\_8x3 is

port (d: in std\_logic\_vector(7 down to 0);  
a, b, c: out std\_logic);

end encoder\_8x3;

architecture encode\_8x3 of encoder\_8x3 is

begin

process (d)

begin

a <= d(4) or d(5) or d(6) or d(7);


b <= d(2) or d(3) or d(6) or d(7);

c <= d(1) or d(3) or d(5) or d(7);

end process;

end encoder\_8x3;


Stimulation waveform



### 4:2 encoder

```
library IEEE;  
use IEEE std-logic-1164.all;  
entity encoder_2 is  
    Port ( a: in std-logic-vector(3 down to 0);  
           b: out std-logic-vector(1 down to 0));  
end encoder_2;  
architecture bmv of encoder_2 is  
    begin  
        b(0) <= a(1) or a(2);  
        b(1) <= a(1) or a(3);  
    end bmv;
```

### stimulation waveform



### Priority Encoder 4:2


```
library IEEE;  
use IEEE std-logic-1164.all;  
entity priority_encoder is  
    Port ( i0: in std-logic;  
           i1: in std-logic;  
           i2: in std-logic;  
           i3: in std-logic;  
           i2_not: in out std-logic;  
           out0: out std-logic;
```

```

out1: out std-logic;
out2: out std-logic);
end priority-encoder;
architecture Dataflow of Priority-encoder is
begin
    process(i2)
    begin
        if i2 = '0' then
            i2_not <= '1';
        else
            i2_not <= '0';
        end if;
    end process;
    out2 <= i0 OR i1 OR i2 OR i3;
    out1 <= (i1 AND i2_not) OR i3;
    out0 <= i2 OR i3;
end Dataflow;

```

### Stimulation Waveform



5) Write a VHDL program to implement magnitude comparator circuit

library ieee;

use ieee.std\_logic-1164.all;

entity mag-comp is

end mag-comp;

architecture beh of mag-comp is

component map-comp

Port (a, b: in std\_logic\_vector(3 down to 0);

ag, bg, eg: out\_std\_logic);

end component;

signal a-s, b-s: std\_logic\_vector(3 down to 0);

signal ag-s, bg-s, eg-s: std\_logic;

begin -- beh

u1: mag-comp port map(

a => a-s,

b => b-s,

ag => ag-s,

eg => eg-s,

bg => bg-s;

ut-p: process

begin

a-s <= "1111";

b-s <= "0000";

wait for 100 ns;

a-s <= "1010";

b-s <= "1100";

wait for 100 ns



a-1 <= "1001";

b-1 <= "0011";

wait for 100 ns;

a-1 <= "1000";


b-1 <= "1000";

wait for 100 ns

end process;

end ben;

Stimulation waveform



6) write a VHDL program to implement priority generator and parity checker.

8 bit - parity generator

library ieee;

use ieee.std\_logic\_1164.all;

entity parity is

port (data: in bit\_vector(7 down to 0))

return P, odd-P: out bit);

end parity;  
 architecture parity-gen of parity is  
 signal temp: bit-vector (5 down to 0);  
 begin

temp(0) <= data(0) xor data(1);

temp(1) <= temp(0) xor data(2);

temp(2) <= temp(1) xor data(3);

temp(3) <= temp(2) xor data(4);

temp(4) <= temp(3) xor data(5);

temp(5) <= temp(4) xor data(6);


~~Repeat~~

even\_p <= temp(5) xor data(7);

odd\_p <= not (temp(5) xor data(7));

end parity-gen;

Stimulation waveform



# 8 bit parity checker

library ieee;

use ieee.std\_logic-1164.all;

entity parity\_chk is

Port (data : in bit\_vector(7 down to 0);

P : in bit;

e : out bit);

end parity\_chk;

architecture parity\_arch of parity\_chk is

Signal temp : bit\_vector(6 down to 0);

begin

temp(0) <= data(0) xor data(1);

temp(1) <= temp(0) xor data(2);

temp(2) <= temp(1) xor data(3);

temp(3) <= temp(2) xor data(4);

temp(4) <= temp(3) xor data(5);


temp(5) <= temp(4) xor data(6);

temp(6) <= temp(5) xor data(7);

e <= P xor temp(6);

end parity\_arch;

## stimulation waveform



7) Write the VHDL program to implement flip flop units: SR, JK, D, T.

### SR Flip Flop

library ieee;  
use ieee.std\_logic\_1164.all;  
entity sr is

port ( r, s, clk, reset : in std\_logic;  
      q : out std\_logic);

end sr;

architecture Behavioral of sr is

signal p : std\_logic;

begin

process (clk, reset)

begin

if (reset = '1') then  
    p <= '0';

else if (clk == 1) then  
~~process~~

else if (H = '0' and S = '0') then  
P <= P;

else if (H = '0' and S = '1') then  
P <= '0';

else if (H = '1' and S = '0') then  
P <= '1';

else if (H = '1' and S = '1') then  
P <= '-';

end if;

end if;

P <= P;

end process;

end Behavioral;

Stimulation Waveform

