

Computer Organization 2022 Lab1 – Introduction & Environment Lab (Part 3 : A Simple Experiment)

Video link: https://youtu.be/z8znz83HR9c




Part 3 A Simple Experiment

Steps


Provided by TA

Memory Space (SSD / HDD) (Each User has a separate space)





- Cross-compile source files using RISC-V Toolchain
 - => Generate .hex
- 2. Simulate with NC-Verilog
 - => Generate .fsdb
- 3. Check waveform with nWave



Server

Outline



1. CPU (Provided by TA)

2. Program & RISC-V Toolchain

3. Experiment




CPU (Provided by TA)

CPU (provided by TA)

result

- The CPU provided by TA is a Single-Cycle RTL-Level RISC-V CPU
- It supports RV32I Base ISA (You will write your CPU in Lab7)
- It has been verified, we will use this CPU in lab2 to practice writing assembly program



3 Memory Units

- Inside CPU
 - PC (can be seen as a register)
 - 32 Registers
- **Outside CPU**
 - Main Memory (DRAM)
- **Check instruction behavior by observing** the value changes in the memory units

RV32I Instruction Type

Computation Instruction

Operation

int a = 10 (← immediate, 立即數)

- $\stackrel{(+,-,\ll,\gg,...)}{\longleftarrow} Register(or\ immediate)) \rightarrow Register$ $(Register(or PC) \succeq$
- **Load & Store Instruction**
 - Load : DRAM → Register
 - Store : Register → **DRAM**
- **Control Transfer Instruction**
 - $(Register(or PC) + immediate) \rightarrow PC$


Program Memory Space

Program Memory Space







0xbfffffff0



Compiler



Assembler



Linker (Linker Script)



Each program has its own Memory Space which is organized by linker script

Run OS

DRAM for multiple processes

DRAM managed by OS

Baremetal (We are here)

DRAM all for one process

• DRAM managed by human

0x00010000

0x00000000

Stack

- Only 32 registers
- Temporary storage location when the number of registers is insufficient
- Save the value of the registers and then give the registers to others first
- malloc
- new an object

Dynamic Data / Heap


Static Data Global data

Text / Code Instructions

Reversed

DRAM (Baremetal)

CPU - Workflow



(Byte address)

0xbfffffff0

Memory Space is organized by linker script

Run OS

DRAM for multiple processes

• DRAM managed by OS

Baremetal (We are here)

DRAM all for one process

DRAM managed by human

next_pc = current_pc + 4

points to the head of the instruction

3 stages :

• Fetch: Fetch an instruction that "pc" points to from DRAM

Decode: Decode the fetched instruction to know what it mean

• Execute: Execute the instruction according the decode result

0x00010000

0x00000000

Stack

Dynamic Data / Heap


Program Memory Space

Static Data

1 instruction is 32 bits
(4 bytes) Text / Code
Current Instruction


Reversed

DRAM (Baremetal)




Program Memory Space Design & Testbench DRAM (Baremeta) (Byte address) 0xFFFF **Testbench: Simulation Environment** 1. Given clock(clk), reset(rst) signals Load "Program" & "Pre-prepared data" into im & dm sim end 0xFFFC Wait until process write -1 to dm[0xFFFC] Compare the answer with golden data stack 0xFFF0 .fsdb Print result top.fsdb Produce waveform file(.fsdb) stack clk 32 Registers **CPU** answer answer 0x9000 rst **RV32I Base ISA** pc (instruction pointer) dm[0xFFFC] = -1data 2 Main Memory 0x8000**Main Memory** .hex (Instruction Memory, im) (Data Memory, dm) main.hex top_tb.v result top.v Copy, Same at begin program .hex Golden Buffer Compare 0x0000golden.hex

NC-Verilog



Use NC-Verilog to Simulate

NC-Verilog



Server

RISC-V Machine (NC-Verilog Simulation)

Compare

Golden Buffer

1. Compilation (Finished by TA)


Analyze the source code for syntax and semantic errors



\$ ncvlog top_tb.v

2. Elaboration (Finished by TA)

- Computes parameter values
- Binds modules
- Establishes net connectivity
- ... etc, prepares all for simulation



3. Simulation (You just need to do this)

Run with the given execution model generated after elaboration


\$ ncsim top_tb



Program & RISC-V Toolchain

RISC-V Toolchain Workflow






RV32I - Registers


Register name	Symbolic name	Description	Saved by		
32 integer registers					
x0	Zero	Always zero			
x1	ra	Return address	Caller		
x2	sp	Stack pointer	Callee		
x3	gp	Global pointer			
x4	tp	Thread pointer			
x5	tO	Temporary / alternate return address	Caller		
x6–7	t1-2	Temporary	Caller		
x8	s0/fp	Saved register / frame pointer	Callee		
x9	s1	Saved register	Callee		
x10–11	a0-1	Function argument / return value	Caller		
x12–17	a2–7	Function argument	Caller		
x18–27	s2-11	Saved register	Callee		
x28-31	t3–6	Temporary	Caller		

Additional Register: **Program Counter** points to the current fetched instruction

RV32I

- 32 Registers, each are 32 bits
- x : Integer Registers
 - x0(Zero) : always zero
 - x1(ra): save return address
 - x2(sp) : point to top of stack






Program Structure (template)

 We will use this template throughout the semester

```
OUTPUT_ARCH( "riscv" )
                       link.ld
      SECTIONS
            = 0 \times 00000; 
          .text : { *(.text) }
           . = 0 \times 8000;
          .data : { *(.data) }
10
           . = 0 \times 9000;
11
12
          _answer = .;
13
14
           . = 0xfff0;
15
          _stack = .;
           . = 0xfffc;
17
18
          _sim_end = .;
```



Program Environment (setup.s)


- Initial setting
- Jump to main
- Write -1 to dm[0xFFFC]

```
.text
                         setup.s
     _start:
     init stack:
       # set stack pointer
       la sp, _stack
8
9
     SystemInit:
10
       # jump to main
11
       jal main
12
13
     SystemExit:
       # End simulation
14
       # Write -1 at _sim_end(0xfffc)
15
16
       la t0, _sim_end
       li t1, -1
17
       sw t1, 0(t0)
18
19
20
     dead_loop:
       # infinite loop
21
22
         dead_loop
```


What does the program look like after linking the two files?

```
text
                        setup.s
     _start:
     init stack:
       # set stack pointer
       la sp, _stack
     SystemInit:
       # jump to main
       ial main
12
     SystemExit:
       # End simulation
14
       # Write -1 at _sim_end(0xfffc)
15
16
       la t0, _sim_end
       li t1, -1
17
       sw t1, 0(t0)
18
19
     dead_loop:
       # infinite loop
         dead loop
```

```
data
              main.s
  .text
  .globl main
  main:
  # ### Load address of answer to s0
  12
13
   addi sp, sp, -4
   sw s0, 0(sp)
   la s0, _answer
  # ### Main Program
  23
  main_exit:
30
  # ### Return to end the simulation
  34
   lw s0, 0(sp)
   addi sp, sp, 4
   ret
  # ##########################
```



```
main.dump
00000000 <_start>:
                         auipc sp,0x10
  0: 00010117
                         addi sp,sp,-16 # fff0 <_stack>
  4: ff010113
00000008 <SystemInit>:
                         jal ra,20 <main>
  8: 018000ef
0000000c <SystemExit>:
  c: 00010297
                         auipc t0,0x10
 10: ff028293
                         addi t0,t0,-16 # fffc < sim end>
 14: fff00313
                         li t1,-1
 18: 0062a023
                         sw t1,0(t0)
0000001c <dead_loop>:
                         j 1c <dead_loop>
 1c: 0000006f
00000020 <main>:
                         addi sp,sp,-4
 20: ffc10113
                         sw s0,0(sp)
 24: 00812023
 28: 00009417
                         auipc s0,0x9
                         addi s0,s0,-40 # 9000 < answer>
 2c: fd840413
00000030 <main_exit>:
  30: 00012403
                          lw s0,0(sp)
                         addi sp,sp,4
 34: 00410113
  38: 00008067
                          ret
```



- 1. riscv32-unknown-elf-as -march=rv32i -mabi=ilp32 [setup.s] -o [setup.o]
- 2. riscv32-unknown-elf-as -march=rv32i -mabi=ilp32 [main.s] -o [main.o]
- 3. riscv32-unknown-elf-ld -b elf32-littleriscv -T [link.ld] [setup.o] [main.o] -o [main.elf]
- 4. riscv32-unknown-elf-objcopy -O verilog [main.elf] [main.hex]
- 5. riscv32-unknown-elf-objdump -xsd [main.elf] > [main.dump]

Al System Lab

link.ld


We need these 2 files

Target Triplet


Reference : link



- We can find a special command string \$ riscv32-unknown-elf when using RISC-V Toolchain
- This is called "Target Triplet", whose structure is machine-vendor-operating system
- Common Rule is <target>[<endian>][-<vendor>]-<os>[-<extra-info>]
 - <target> : Architecture (e.g., riscv32 , x86_64 , arm ,...)
 - [<endian>] : little / big-endian (not must)
 - [-<vendor>]: 供應商名稱 (not must)
 - -<os>: name of Operating System (sometimes can be ignored)
 - [-<extra-info>]: Usually descript ABI or Library
- Example :



Data: 0x1234abcd





Command Explanation



- 1. \$\friscv32-unknown-elf-as -march=rv32i -mabi=ilp32 [setup.s] -o [setup.o]
- 2. \$ riscv32-unknown-elf-as -march=rv32i -mabi=ilp32 [main.s] -o [main.o]
 - -march : Set RISC-V ISA
 - -mabi : Set RISC-V ABI

_		int	long	pointer
	ilp32/ilp32f/ilp32d	32-bit	32-bit	32-bit
	lp64/lp64f/lp64d	32-bit	64-bit	64-bit

	ILP32	LP64	LLP64	ILP64	
char	8	8	8	8	fixed
short	16	16	16	16	fixed
int	32	32	32	64	
long	32	64	32	64	
long long	64	64	64	64	fixed
void *	32	64	64	64	'

RISC-V 只支援這六種

LLP = long long & pointer

- 3. \$ riscv32-unknown-elf-ld -b elf32-littleriscv -T [link.ld] [setup.o] [main.o] -o [main.elf]
 - -b : Specify target, elf32-littleriscv => 32 bits, little endian
 - -T : Read linker script

The order is important

- 4. \$\\$\ riscv32-unknown-elf-objcopy -O verilog [main.elf] [main.hex]
 - -O: Create an output file in format, verilog => the format that verilog simulator can understand
- 5. \$ riscv32-unknown-elf-objdump -xsd [main.elf] > [main.dump]
 - -x : All headers, Display the contents of all headers
 - -s: Full contents, Display the full contents of all sections requested
- -d: Disassemble, Display assembler contents of executable sections

Command Explanation

3. \$ riscv32-unknown-elf-ld -b elf32-littleriscv -T link.ld [setup.o] [main.o] -o [main.elf]

The order is important 00000000 <_start>: auipc sp,0x10 0: 00010117 4: ff010113 addi sp,sp,-16 # fff0 <_stack> 00000008 <SystemInit>: jal ra,20 <main> 8: 018000ef 0000000c <SystemExit>: Setup c: 00010297 auipc t0,0x10 addi t0,t0,-16 # fffc <_sim_end> 10: ff028293 14: fff00313 li t1,-1 18: 0062a023 sw t1,0(t0) 0000001c <dead_loop>: j 1c <dead_loop> 1c: 0000006f 00000020 <main>: 20: ffc10113 addi sp,sp,-4 sw s0,0(sp) 24: 00812023 auipc s0,0x9 28: 00009417 2c: fd840413 addi s0,s0,-40 # 9000 <_answer> 00000030 <main_exit>: lw s0,0(sp) 30: 00012403 34: 00410113 addi sp,sp,4 38: 00008067 ret

4. \$ riscv32-unknown-elf-objcopy -O verilog [main.elf] [main.hex]

```
1 @000000000
2 17 01 01 00 13 01 01 FF EF 00 80 01 97 02 01 00
3 93 82 02 FF 13 03 F0 FF 23 A0 62 00 6F 00 00 00
4 13 01 C1 FF 23 20 81 00 17 94 00 00 13 04 84 FD
5 03 24 01 00 13 01 41 00 67 80 00 00
```

- Start from address 0
- Byte address
- Little endian

Data: 0x1234abcd

		Little	Engian		
•••	0xcd	0xab	0x34	0x12	
	4n	4n+1	4n+2	4n+3	
		Big Endian			
•••	0x12	0x34	0xab	0xcd	_ .
	4n	4n+1	4n+2	4n+3	



Experiment

File Structure

∨ CO2022_LAB1 [SS... [] □ □

- > test
- > xcelium.d/worklib
- **≡** link.ld

Review 3 steps

- 1. Compilation
- 2. Elaboration
- 3. Simulation



- - ∨ test
 - > _template Program Template
 - > prog0
- Test Program 0

Program

Linker script

CPU after elaborating

- > prog1 Test Program 1
- > xcelium.d
- **≡** link.ld



- ∨ test
 - - ≡ golden.hex
 - ASM main.s
 - ASM setup.s
 - ∨ prog0
 - **≡** golden.hex Golden answer


- C main.c C code, used for explain program
- ASM main.s Assembly code
- ASM setup.s Assembly code
- ∨ prog1
 - ≡ golden.hex
 - C main.c
 - ASM main.s
- ASM setup.s
- > xcelium.d/worklib

≣ link.ld



Test Program (prog0)

```
int data1 = 10;
     int data2 = 15;
                           main.c
     int main() {
         int *answer = (int*) 0 \times 9000:
 6
         int c = 20;
         int d = data1 + data2 - c;
         int e = d * 2:
10
11
         *answer = d;
12
         *(answer+1) = e;
13
         return 0;
```



```
.text
                         setup.s
      _start:
      init_stack:
        # set stack pointer
        la sp, _stack
      SystemInit:
        # jump to main
        jal main
      SystemExit:
        # End simulation
       # Write -1 at _sim_end(0xfffc)
        la t0, _sim_end
       li t1, -1
        sw t1, 0(t0)
      dead_loop:
        # infinite loop
         dead_loop
0xFFFF
0xFFFC
0xFFF0
                   stack
                            0xa
                   answer
                            0x5
0x9000
                           data2
                    data
                           data1
0x8000
                  program
0x0000
```


```
.data
prepared_data_1: .word 10 # 10 = 0xa
prepared_data_2: .word 0xf # 15 = 0xf
                                       main.s
.text
.globl main
main:
# ### Load address of _answer to s0
addi sp, sp, -4
 sw s0, 0(sp)
 la s0, _answer
0101 -> 5
# ### Main Program
# data2 : t1
                                 1010 -> 10
# d: t3
                  # load immediate,
                                     t2 = 0 \times 14 (20)
     t2, 20
     t0, prepared_data_1
                  # load word.
                                      t0 = 0xa (10)
     t1, prepared_data_2
                  # load word,
                                     t1 = 0xf (15)
     t3, t0, t1
                  # addition.
                                     t3 = 0x19 (25)
    t3, t3, t2
                  # subtract,
                                     t3 = 0x5 (5)
 slli t4, t3, 1
                   # shift left logic immediate, t4 = 0xa (10)
     t3, 0(s0)
                  # store word,
                                     mem[0x9000] = t3
     t4, 4(s0)
                                     mem[0x9004] = t4
                   # store word,
golden.hex
main_exit:
00000005
# ### Return to end the simulation
0000000a
 lw s0, 0(sp)
 addi sp, sp, 4
                                                   23
```

Steps


Provided by TA

Memory Space (SSD / HDD) (Each User has a separate space)





- Cross-compile source files using RISC-V Toolchain
 - => Generate .hex
- 2. Simulate withNC-Verilog=> Generate .fsdb
- 3. Check waveform with nWave



Server


Step 1 - Use RISC-V Toolchain to generate "main.hex" & "main.dump"

1. Use "cd(change directory)" to change the path to "CO2022_Lab1" folder


```
user:~/CO2022_Lab1> ls
link.ld test xcelium.d
```

- 44 Contents of section .text:
 45 0000 17010100 130101ff ef008001 97020100
 46 0010 938202ff 1303f0ff 23a06200 6f000000
 47 0020 1301c1ff 23208100 17940000 130484fd
 48 0030 93034001 97820000 83a2c2fc 17830000
 49 0040 032383fc 338e6200 330e7e40 931e1e00 .#..3.b.3.~@...
 50 0050 2320c401 2322d401 03240100 13014100 # .#"..\$...A.
 51 0060 67800000
 52 Contents of section .data:
 53 8000 0a0000000 0f0000000
- 2. \$riscv32-unknown-elf-as -march=rv32i -mabi=ilp32 ./test/prog0/setup.s -o ./test/prog0/setup.o
- 3. \$riscv32-unknown-elf-as -march=rv32i -mabi=ilp32 ./test/prog0/main.s -o ./test/prog0/main.o
- 4. \$ riscv32-unknown-elf-ld -b elf32-littleriscv -T link.ld ./test/prog0/setup.o ./test/prog0/main.o -o ./test/prog0/main.elf
- 5. \$riscv32-unknown-elf-objcopy -O verilog ./test/prog0/main.elf ./test/prog0/main.hex
- 6. \$riscv32-unknown-elf-objdump -xsd ./test/prog0/main.elf > ./test/prog0/main.dump

```
user:~/C02022_Lab1> riscv32-unknown-elf-as -march=rv32i -mabi=ilp32 ./test/prog0/setup.s -o ./test/prog0/setup.o
user:~/C02022_Lab1> riscv32-unknown-elf-as -march=rv32i -mabi=ilp32 ./test/prog0/main.s -o ./test/prog0/main.o
user:~/C02022_Lab1> riscv32-unknown-elf-ld -b elf32-littleriscv -T link.ld ./test/prog0/setup.o ./test/prog0/main.o -o ./test/prog0/main.elf
user:~/C02022_Lab1> riscv32-unknown-elf-objcopy -O verilog ./test/prog0/main.elf ./test/prog0/main.hex
user:~/C02022_Lab1> riscv32-unknown-elf-objdump -xsd ./test/prog0/main.elf > ./test/prog0/main.dump
```



Step 2




2. Use NC-Verilog to simulate a CPU running the program and producing waveform file

\$ ncsim top_tb +PROG=prog0

Simulation complete via \$finish(1) at time 245 NS + 2

\$finish;

Specify a directory, it will find the main.hex & golden.hex under the directory



Al System Lab

./top_tb.sv:120

xcelium> exit


Step 3 - Use nWave to Check waveform: Open Waveform File (1/7)

\$ nWave


or

\$ nWave &

&:
means to execute it in
the background.
Meanwhile, you can do
other things through
the terminal




Step 3 - Use nWave to Check waveform: Add Signal (2/7)




reafile(Reafile)

Step 3 - Use nWave to Check waveform: Tips (3/7)





Double click left mouse button can expand 32 registers




You can drag here to resize the entire window

Step 3 - Use nWave to Check waveform: prog0 (4/7)



```
Disassembly of section .text:
                                             main.dump
    00000000 <_start>:
       0: 00010117
                          1 auipc sp,0x10
                          addi sp,sp,-16 # fff0 <_stack>
       4: ff010113
    00000008 <SystemInit>:
       8: 018000ef
                          3 jal ra,20 <main>
    0000000c <SystemExit>:
       c: 00010297
                             auipc t0,0x10
      10: ff028293
                             addi t0,t0,-16 # fffc <_sim_end>
      14: fff00313
                             li t1,-1
      18: 0062a023
                             sw t1,0(t0)
    0000001c <dead_loop>:
      1c: 0000006f
                             j 1c <dead_loop>
    00000020 <main>:
      20: ffc10113
                          4 addi sp,sp,-4
                          \frac{5}{5} sw s0,0(sp)
      24: 00812023
                          6 auipc s0,0x9
      28: 00009417
      2c: fd840413
                          7 addi s0,s0,-40 # 9000 <_answer>
      30: 01400393
                          8 li t2,20
      34: 00008297
                             auipc t0,0x8
      38: fcc2a283
                             3c: 00008317
                             auipc t1,0x8
      40: fc832303
                             lw t1,-56(t1) # 8004 cpared_data_2>
      44: 00628e33
                             add t3, t0, t1
      48: 407e0e33
                             sub t3,t3,t2
      4c: 001e1e93
                             slli t4,t3,0x1
      50: 01c42023
                             sw t3,0(s0)
      54: 01d42223
                             sw t4,4(s0)
91
    00000058 <main exit>:
                             lw s0,0(sp)
      58: 00012403
      5c: 00410113
                             addi sp,sp,4
      60: 00008067
                             ret
```

Step 3 - Use nWave to Check waveform: prog0 (5/7)



```
Disassembly of section .text:
                                             main.dump
    00000000 <_start>:
       0: 00010117
                            auipc sp,0x10
                            addi sp,sp,-16 # fff0 <_stack>
       4: ff010113
    00000008 <SystemInit>:
       8: 018000ef
                            ial ra.20 <main>
    0000000c <SystemExit>:
       c: 00010297
                            auipc t0,0x10
      10: ff028293
                            addi t0,t0,-16 # fffc < sim end>
      14: fff00313
                            li t1,-1
      18: 0062a023
                            sw t1,0(t0)
    0000001c <dead_loop>:
      1c: 0000006f
                            j 1c <dead_loop>
    00000020 <main>:
      20: ffc10113
                            addi sp,sp,-4
      24: 00812023
                            sw s0.0(sp)
      28: 00009417
                            auipc s0,0x9
      2c: fd840413
                            addi s0,s0,-40 # 9000 < answer>
      30: 01400393
                            li t2,20
                         1 auipc t0,0x8
      34: 00008297
      38: fcc2a283
                          3c: 00008317
                          3 auipc t1,0x8
      40: fc832303
                          4 lw t1,-56(t1) # 8004 <prepared_data_2>
      44: 00628e33
                          5 add t3,t0,t1
      48: 407e0e33
                            sub t3,t3,t2
      4c: 001e1e93
                          7 slli t4,t3,0x1
      50: 01c42023
                          8 sw t3,0(s0)
      54: 01d42223
                            sw t4,4(s0)
91
    00000058 <main exit>:
      58: 00012403
                            lw s0,0(sp)
                            addi sp,sp,4
      5c: 00410113
      60: 00008067
                            ret
```

Step 3 - Use nWave to Check waveform: prog0 (6/7)




```
Disassembly of section .text:
                                               main.dump
    00000000 <_start>:
       0: 00010117
                              auipc sp,0x10
                              addi sp,sp,-16 # fff0 <_stack>
       4: ff010113
    00000008 <SystemInit>:
       8: 018000ef
                              ial ra.20 <main>
    0000000c <SystemExit>:
       c: 00010297
                           5 auipc t0,0x10
       10: ff028293
                              addi t0,t0,-16 # fffc < sim end>
       14: fff00313
                           7 li t1,-1
       18: 0062a023
                           8 sw t1,0(t0)
    0000001c <dead_loop>:
       1c: 0000006f
                              j 1c <dead_loop>
    00000020 <main>:
       20: ffc10113
                              addi sp,sp,-4
                              sw s0,0(sp)
      24: 00812023
      28: 00009417
                              auipc s0,0x9
      2c: fd840413
                              addi s0,s0,-40 # 9000 <_answer>
      30: 01400393
                              li t2,20
      34: 00008297
                              auipc t0,0x8
      38: fcc2a283
                              lw t0.-52(t0) # 8000 <prepared data 1
      3c: 00008317
                              auipc t1,0x8
       40: fc832303
                              lw t1,-56(t1) # 8004 <prepared_data_2</pre>
       44: 00628e33
                              add t3,t0,t1
       48: 407e0e33
                              sub t3,t3,t2
       4c: 001e1e93
                              slli t4,t3,0x1
                              sw t3,0(s0)
       50: 01c42023
      54: 01d42223
                           1 sw t4,4(s0)
91
     00000058 <main exit>:
      58: 00012403
                           2 lw s0,0(sp)
                           3 addi sp,sp,4
      5c: 00410113
      60: 00008067
                              ret
```

Step 3 - Use nWave to Check waveform: DRAM (7/7)

 $0x8000_{(hex)} = 8 * 16^3 = 32768_{decimal}$

 $0x9000_{(hex)} = 9 * 16^3 = 36864_{decimal}$

 $0xfffc_{(hex)} = 65532_{decimal}$



AI System Lab

33

Test Program (prog1)

```
int loop_max = 10;
main.c

int main() {
    int *answer = (int *)0x9000;

int total = 0;

for (int i = 1; i <= loop_max; i++) {
    total += i;
}

**answer = total;

return 0;
}</pre>
```

```
0xFFFC
0xFFFC
0xFFFO

stack

answer
0x37


data
0x8000

program

Al Systen
0x0000
```

```
55_{decimal}
= 3 * 16 + 7
= 37_{hex}
```

```
loop_max: .word 10 # 10 = 0xa
                                                           main.s
    21
    # ### Main Program
    # i : t0
    # loop_max : t1
    # total : t2
                          # load immediate, t2 = 0 \times 0 (0)
     li
          t2, 0
                         # load immediate, t0 = 0 \times 1 (0)
28
     li
          t0, 1
          t1, loop_max
29
     lw
                          # load word, t1 = 0xa (10)
          t0, t1, for_end_1 # branch greater than, pc = (t0 > t1) ? for_end_1 : pc + 4
     bat
31
    for_1:
32
     add
         t2, t2, t0
                          # addition,
                                            t2 = t2 + t0
     addi t0, t0, 1
                          # addition immediate, t0 = t0 + 1
                          # branch less equal, pc = (t0 <= t1) ? for_1 : pc + 4</pre>
     ble t0, t1, for_1
35
    for_end_1:
36
          t2, 0(s0)
                          # store word,
                                            mem[0x9000] = t2
37
```



.data

00000037

golden.hex

Test Program (prog1) - Do yourself!

1. Use RISC-V Toolchain to generate "main.hex" & "main.dump"

2. Use NC-Verilog to simulate a CPU running the program and producing

waveform file

Check the print result



3. Use nWave with dump file to check waveform

```
Disassembly of section .text:
                                             main.dump
     00000000 <_start>:
       0: 00010117
                               auipc sp,0x10
        4: ff010113
                               addi sp,sp,-16 # fff0 <_stack>
     00000008 <SystemInit>:
        8: 018000ef
                               jal ra,20 <main>
     0000000c <SystemExit>:
       c: 00010297
                               auipc t0,0x10
       10: ff028293
                               addi t0,t0,-16 # fffc <_sim_end>
       14: fff00313
                               li t1,-1
       18: 0062a023
                               sw t1,0(t0)
     0000001c <dead_loop>:
                               i 1c <dead loop>
       1c: 0000006f
     00000020 <main>:
       20: ffc10113
                               addi sp,sp,-4
                               sw s0,0(sp)
       24: 00812023
       28: 00009417
                               auipc s0,0x9
                               addi s0,s0,-40 # 9000 <_answer>
       2c: fd840413
       30: 00000393
                               li t2.0
                               li t0,1
       34: 00100293
       38: 00008317
                               auipc t1,0x8
       3c: fc832303
                               lw t1,-56(t1) # 8000 <loop_max>
       40: 00534863
                               blt t1,t0,50 <for_end_1>
86
     00000044 <for 1>:
       44: 005383b3
                               add t2,t2,t0
       48: 00128293
                               addi t0,t0,1
       4c: fe535ce3
                               bge t1,t0,44 <for_1>
    00000050 <for_end_1>:
       50: 00742023
                               sw t2,0(s0)
94
     00000054 <main_exit>:
       54: 00012403
                               lw s0,0(sp)
       58: 00410113
                               addi sp,sp,4
      5c: 00008067
                               ret
```