

Computer Organization 2022 Lab1 – Introduction & Environment Lab (Part I: Lab Introduction)

Video link: https://youtu.be/UOyDK2rl8_E

Outline



Part I - Lab Introduction

Part II - Server Usage Basic Guide

Part III - A Simple Experiment



Part I Lab Introduction

Objective of this lab course



Knowledge

Learn What is the CPU & How it works

Implementation

- Learn How to design & implement a Pipeline RISC-V CPU
- Learn How to add advanced technology to a Pipeline RISC-V CPU (branch prediction & cache)

What is the Computer



Automatically

- 1. Accept the data
- 2. Process (verb.) the accepted (or pre-prepared) data with preset logic (or program)
- 3. (Optional) Produce the result (or meaningful data)

data Accept



Computer

(Process)

E.g.

- Microwave ovens
- Smartphone
- Personal Computer
- ...

Produce

result








What is the Computer



Automatically

- 1. Accept the data
- 2. Process (verb.) the accepted (or pre-prepared) data with preset logic (or program)
- 3. (Optional) Produce the result (or meaningful data)




What your computer is made of & How they work



Automatically

- 1. Accept the data
- 2. Process (verb.) the accepted (or pre-prepared) data with preset logic (or program)
- 3. (Optional) Produce the result (or meaningful data)




What your computer is made of & How they work



Automatically

- 1. Accept the data
- 2. Process (verb.) the accepted (or pre-prepared) data with preset logic (or program)
- 3. (Optional) Produce the result (or meaningful data)




What your computer is made of & How they work



Automatically


- 1. Accept the data
- 2. Process (verb.) the accepted (or pre-prepared) data with preset logic (or program)
- 3. (Optional) Produce the result (or meaningful data)



What is the CPU (Central Processing Unit)



- Central Processing Unit (CPU) also called a central processor, main processor or just processor
- CPU is a general-purpose processor focused on flow control
- CPU is the electronic circuitry that executes program (instructions stream / instruction sequence)







- 1. Fetch the instruction
- **2. Decode** the instruction
- **3. Execute** the instruction

Take a simple Example

C = A + B

- 1. Load A (DRAM -> Register 1)
- 2. Load B (DRAM -> Register 2)
- 3. A + B (Reg 1 + Reg 2 -> Reg 3)





Produce

result

Program

(machine code / machine instructions)

How the Hardware executes the C code?



How can the hardware understand and execute this C code (Source Code)?


```
int main() {
   int a = 1;
   int b = 2;
   int c = a*2+b*4;
   return 0;
}
```

software

hardware

How the Hardware executes the C code?







 software

hardware

Hardware can only understand "machine instructions" which it supports


Compilation Flow





How the Hardware executes the C code?





Think...

What will happen when different hardware supports different instructions?

software


hardware

Hardware can only understand "machine instructions" which it supports

How the Hardware executes the C code?



Convert "C code" to "machine code" according to ISA specifications





• It's an **interface** between the hardware and the software

software **ISA** hardware




- It's an interface between the hardware and the software
- It's a set of instructions that defines how the hardware is controlled by the software
- For Software, it's an abstraction of the hardware

 software ISA



- It's an interface between the hardware and the software
- It's a set of instructions that defines how the hardware is controlled by the software
- For Software, it's an abstraction of the hardware
- For Hardware, it's an implementation target





- It's an interface between the hardware and the software
- It's a set of instructions that defines how the hardware is controlled by the software
- For Software, it's an abstraction of the hardware
- For Hardware, it's an implementation target
- ISA can also be viewed as a programmer's
 manual which is referenced by the assembly
 language programmer and the compiler writer.

```
int main() {
    int a = 1;
    int b = 2;
    int c = a*2+b*4;
    return 0;
}
Convert
Convert
```

RISC-V ISA Simply Introduction

 RISC-V (pronounced "risk-five") is started by students from UC Berkeley in May 2010.



The stability of RISC-V is maintained by RISC-V Foundation.

Feature

- Free & Open Source
- Simple & Elegant
- Modulization & Stable & Extensibility
- Customizable
- Good Ecosystem




Status Base Version RVWMO 2.0 Ratified RV32I 2.1 Ratified RV64I 2.1 Ratified RV32E1.9 DraftRV128I 1.7 DraftVersion Status Extension Ratified \mathbf{M} 2.0 Ratified 2.1 A 2.2 Ratified Ratified \mathbf{D} 2.2 2.2 Ratified Q C 2.0 Ratified Counters Draft 0.0 Draft 0.0 Draft0.0 Draft 0.0 Draft 0.2 Draft 0.7 DraftZicsr 2.0 Ratified 2.0 Zifencei Ratified 2.0 Ratified Zihintpause 0.1 Draft ZamZfh0.1 Draft 0.1 Zfhmin DraftZ finx1.0 Frozen Zdinx 1.0 Frozen. Zhinx 1.0 Frozen. Zhinxmin 1.0 Frozen0.1 ZtsoFrozen

Software Stack



Real




Software (Application)

Software (System)

Hardware

We use this for simply illustrate




Your PC

Your PC

Software Stack Source Code (C code or Assembly code)

2

Executable File (abc.exe)



- .. Compile source files using native compiler
- 2. Generate executable file (abc.exe)
 - OS loads abc.exe into DRAM, and abc.exe becomes the application process



In this lecture, we want to learn RISC-V ISA

Software (Application)

Software (System)

Hardware

RISC-V ISA

We don't have hardware that supports RISC-V

Your PC

Intel or AMD processor / Apple M1 Processor

Machine 2


Use Software to simulate Hardware



- Because we don't have hardware that supports RISC-V ISA
 - So, we need to use the software to simulate the hardware that supports RISC-V ISA
- The simulation software we used : Cadence NC-Verilog
 - It can simulate hardware through Hardware Description Language(硬體描述語言, HDL)
 - **HDL**: VHDL / Verilog / System-Verilog

We focus on this

- But NC-Verilog needs to run on Linux OS
 - So, we provide a server running Linux OS for you to connect to and use it !!!



(Each User has a separate space) **NC-Verilog** User 1's space User 2's space User N's space **Use NC-Verilog to Simulate** .c .s .v **NC-Verilog HDL files (Verilog)** Native Toolchain Compile All (Native Compiler) **NC-Verilog** ssh Run Simulation We only have Hardware that supports RISC-V. syscall No OS & Compiler. Operating System (Linux) RISC-V ISA X86 ISA Bare **HDL Simulation Processor** Intel or AMD processor metal Machine 2 Server


Memory Space (SSD / HDD)


How to Debug our design?




1. Run some test program

How to produce program?






Memory Space (SSD / HDD)



Server


Machine 2 (NC-Verilog Simulation)


RISC-V Toolchain



Memory Space (SSD / HDD)
(Each User has a separate space)

User 2's space User N's






Server

Machine 2 (NC-Verilog Simulation)₂₈

RISC-V Cross Compiler (RISC-V Toolchain)



- A native compiler can only generate executable programs that are identical to the ISA it is running on
- If you want to generate executable programs with different ISA from compiler environment
 - => You needs to use cross compiler instead of native compiler




Compilation machine

Execution machine

RISC-V Toolchain WorkFlow




We use the open-source RISC-V GNU Compiler Toolchain maintained by RISC-V Software Collaboration




Produce assembly code of whole program
For Debug

RISC-V Toolchain



- Cross-compile source files using RISC-V Toolchain
- 2. Generate .hex
- Simulate with NC-Verilog

Memory Space (SSD / HDD) (Each User has a separate space)



Use NC-Verilog to Simulate NC-Verilog HDL files (Verilog / VHDL) Compile All Run Simulation We only have Hardware that supports RISC-V. No OS & Compiler. **RISC-V ISA** Bare **HDL Simulation Processor** metal


Server


Machine 2 (NC-Verilog Simulation)₈₁

How to Debug our design?




- 1. Run some test program (What to do if the result is wrong?)
- 2. Check whether all signals are always correct => Check Signal Waveform
 - Synopsys provides a waveform viewer called "nWave" to check the signals










- Simulate with NC-Verilog
- 2. Generate .fsdb
- 3. Debug with nWave



Server

IC Design Flow



High-Level Text Specification

Software

Behavior Level

Input – Output Check

Function Verification

Block Diagram Split Block

HDL

Abstract Behavior

Front end

Gate

Architecture Level

RTL Level

Gate Level

Pre-Simulation

Logic Systhesis (合成): generate netlist (standard gate connectivity)

Post-Simulation

We focus on this part

Function Verification

Function

+ Timing Verification

Back end

Transistors

Transistor Level

Pre-Simulation(HSpice)

DRC \ LVS \ PEX


Low-Level

Physics


Layout

Logic Synthesis

Synopsys provides a logic synthesis tool called "design compiler" to do synthesize



- Logic synthesis for pre.v using Design Compiler
- 2. Generate post.v
- Simulate with NC-Verilog
- 4. Generate post.fsdb
- 5. Debug with nWave



Memory Space (SSD / HDD)

Server

Prepare for implementing a CPU



1. Learn ISA

RISC-V Base ISA - RV32I

2. Learn Hardware Description Language (e.g. Verilog)

- Design
 - Combinational circuit
 - Sequential circuit
- Test & Debug
 - Testbench
 - Waveform
- Logic Synthesis

3. Learn CPU Micro-Architecture

- Single-Cycle CPU
- Pipeline CPU
 - + Branch Prediction
 - + Cache

software

ISA

hardware

Course Gantt



Week	Date	Lecture	Lab
1	9/7	Introduction	
2	9/14	Computer Abstractions and Technology	Lab1: Introduction and Environment Setup
3	9/21	Instructions: Language of the Computer	Lab2: Assembly 1 - RV32I
4	9/28	Instructions: Language of the Computer	Lab3: Assembly 2 - RV32I
5	10/5	Instructions: Language of the Computer	
6	10/12	Arithmetic for Computers	Lab4: Verilog 1 - Testbench + Combinational
7	10/19	Arithmetic for Computers	Lab5: Verilog 2 - Sequential
8	10/26	Arithmetic for Computers	Lab6: Verilog 3
9	11/2	Midterm Exam	
10	11/9	The Processor	Lab7: Single-Cycle CPU
11	11/16	The Processor	
12	11/23	The Processor	Lab8: Pipeline CPU
13	11/30	Memory Hierarchy	
14	12/7	Memory Hierarchy	Lab9: Branch Prediction
15	12/14	Memory Hierarchy	
16	12/21	Parallel Processors	Lab10: Cache
17	12/28	Final Exam	
18	1/4		