Lab 5 **Introduction to Verilog - 2**

Instructor: Chia-Chi, Tsai

Speaker: Johnson Liu





Outline

- 1. Latch & Flip-Flop & Register
- 2. Combinational vs Sequential
- 3. Blocking vs Non-Blocking
- 4. Finite-State Machine(FSM)
- 5. Choosing Correct Data Type
- 6. Reference






Latch & Flip-Flop & Register





Clock

- Clock period: the time between successive transitions in the same direction. (second/cycle)
- Clock frequency: the reciprocal of clock period. (cycle/second)
- Clock width: the time interval during which clock is equal to 1.
- Duty cycle: the ratio of the clock width and clock period
- Active high: the circuit changes occur at the rising edge or during the logic is 1.
- Active low: the circuit changes occur at the falling edge or during the logic is 0.









D-Latch & D-Flip-Flop

- The state of a latch or flip-flop is switched by a change of the control input like clock.
- Flip-flops and latches are used as data storage elements.









D-FF

Clock	D	Q
Rising edge	0	0
Rising edge	1	1
Non-rising	X	Q _{prev}






0

Clock as Control Input


- Clock(clk) can be divided into 2 type
 - 1. Level triggered => Latches
 - 2. Edge triggered => Flip-Flop








D-Latch vs D-Flip-Flop in Waveform










Setup Time & Hold Time

- ➤ Setup Time
 The amount of time the data at the synchronous input (D) must be stable before the active edge of clock.
- ➤ Hold Time

 The amount of time the data at the synchronous input (D) must be stable after the







Synchronous & Asynchronous Reset


1. Synchronous Reset

```
input clk, rst;
input D;
output Q;
reg Q;
```

```
always @ (posedge clk)
begin
    if (rst)
         Q <= 0;
    else
         Q \leftarrow D;
end
```

2. Asynchronous Reset

```
module DFF (clk, rst, D, Q); module DFF (clk, rst, D, Q);
                                  input clk, rst;
                                  input D;
                                  output Q;
                                  reg Q;
```



```
always @ (posedge clk or posedge rst)
begin
    if (rst)
         Q <= 0;
    else
         Q \leftarrow D;
end
```



endmodule



endmodule

Register

```
module DFF_REG (clk, enable, D, Q);
    input clk, enable;
    input [3:0] D;
    output [3:0] Q;
    reg [3:0] Q;
    always @(posedge clk)
                                enable
    begin
        if (enable)
        begin
                                                  reg
             Q \leftarrow D;
                                          Clk
        end
        else
                                                        Clk
        begin
             Q <= Q;
        end
    end
```



endmodule


Combinational vs VS Sequential






Combinational Circuit

A combinational circuit consists of logic gates whose outputs at any time are determined directly from the present combination of inputs without regard to previous inputs.








Sequential Circuit

A sequential circuit is a system whose outputs at any time are determined from the present combination of inputs and the previous inputs or outputs, so sequential components contain memory elements.







Blocking vs Non-Blocking





Different in Assignment

- Blocking Assignment (=) are order sensitive
- Non-Blocking Assignment (<=) are order independent Blocking

initial initial begin begin a = #12 1; d <= #12 1; b = #3 0; e <= #3 0; c = #2 3;f <= #2 3; end end

Blocking 2. Non-Blocking

					_	
Timestamp	0	2	3	12	15	17
a	X	X	X	1	1	1
b	X	X	X	X	0	0
С	X	X	X	X	X	3
d	X	X	X	1	1	1
e	X	X	0	0	0	0
f	X	3	3	3	3	3

% initial: Simulation start at 0.

₩ #n: Delay of n time units.



Test Yourself

	initial begin		initial begin	
1. Blocking	A = 1; B = 0; A = B; B = A;	B = ? is used A = ? is used	A = 1; B = 0; B = A; A = B;	A = ? is used B = ? is used

2. Non-Blocking

B <= A;

initial

begin

B = ? is used A = ? is used begin

A <= 1;
B <= 0;
A = ? is used
B <= A;
A <= B;

initial





Test Yourself

	initial begin		initial begin	
1. Blocking	A = 1; B = 0; A = B; B = A;	B = 0 is used A = 0 is used	A = 1; B = 0; B = A; A = B;	A = 1 is used B = 1 is used

initial

begin

initial begin

A <= 1;
B <= 0;
A = 1 is used
B <=
$$\triangle$$
;
A <= \triangle ;






B = 0 is used


A = 1 is used

!! Left side value in initial or always statements should declare as "reg".!!!

Different in Sequential Circuit

```
module test(clk, a, b, c, out);
                                            module test(clk, a, b, c, out);
    input clk, a, b, c;
                                                 input clk, a, b, c;
                                                 output out;
    output out;
    reg t1, t2;
                                                 reg t1, t2;
                                                 reg out;
    reg out;
    always @(posedge clk)
                                                 always @(posedge clk)
    begin
                                                 begin
        t1 = a & b; 1
t2 = t1 & c; 2
                                                     t1 = a \& b; 1
                                                     t2 k = t1 \& c; 1 old t1 is used
        out = t1 & t2; (3)
                                                     out <= t1 & t2; ① older t1 & old t2 is used
                                                 end
endmodule
                                             endmodule
```






Finite-State Machine(FSM)






Finite-State Machine(FSM)

- A finite-State Machine (FSM) or finite-state automaton (FSA) is a mathematical model of computation.
- It is an abstract machine that can be in exactly one of a finite number of states at any given time.
- It can change from one state to another in response to some inputs; the change from one state to another is called a transition
- Type of FSM:
 - 1. Moore machine
 - 2. Mealy machine





Moore Machine in Circuit




Moore Machine

Moore machine is a finite-state machine whose output values are determined

only by its current state.

Moore machine: S → O (S : state, O: output)


Present	Next State		Output	
State	I=0	I=1	I=0	I=1
S ₀	S ₀	S ₂	0	0
S ₁	S ₀	S ₂	1	1
S ₂	S ₂	S_3	1	1
S ₃	S ₃	S ₁	0	0





Moore - State Register(Sequential)

```
module moore(clk, rst, In_Data, Out_Data);
    input clk, rst, In_Data;
    output [1:0] Out_Data;
    reg [1:0] Out_Data;
    reg [1:0] State, NextState;
    parameter S0 = 2'b00, S1 = 2'b01,
              S2 = 2'b10, S3 = 2'b11;
    // State Register (Flip-Flops)
    always @(posedge clk or posedge rst)
    begin
        if(rst)
            State <= S0;
        else
            State <= NextState;</pre>
    end
```








Moore - Next State Logic(Combinational)

```
// Next State Logic
always @(In_Data or State)
begin
                                      S2:
    case(State)
                                      begin
        S0:
                                          if(In_Data == 1)
        begin
                                              NextState = S3;
            if(In Data == 1)
                                          else
                 NextState = S2;
                                              NextState = S2;
            else
                                      end
                 NextState = S0;
                                      S3:
        end
                                      begin
        S1:
                                          if(In_Data == 1)
        begin
                                              NextState = S1;
            if(In_Data == 1)
                                          else
                 NextState = S2;
                                              NextState = S3;
            else
                                      end
                 NextState = S0;
```

endcase








Moore - Output Logic(Combinational)

```
// Output Logic
always @(State)
begin
    case(State)
        S0:Out_Data = 0;
        S1:Out_Data = 1;
        S2:Out_Data = 1;
        S3:Out_Data = 0;
    endcase
end
endmodule
```








Moore - Bad Example(All Sequential)

```
module moore_bad(clk, rst, In_Data, Out_Data);
    input clk, rst, In_Data;
                                                          S1:
                                                                                S3:
    output [1:0] Out_Data;
                                                          begin
                                                                               begin
                                                              Out Data <= 1;
    reg [1:0] Out_Data;
                                                                                   Out Data<= 0;
                                                                                   if(In_Data == 1)
    reg [1:0] State;
                                                              if(In Data == 1)
    parameter S0 = 2'b00, S1 = 2'b01,
                                                                                       State <= S1;</pre>
                                                                  State <= S2;
              S2 = 2'b10, S3 = 2'b11;
                                                              else
                                                                                    else
    always @(posedge clk)
                                                                                       State <= S3;
                                                                  State <= S0;
                             case(State)
    begin
                                                          end
                                                                                end
                                 S0:
        if(rst)
                                                          S2:
                                 begin
                                                          begin
        begin
                                     Out_Data <= 0;
            State <= S0;
                                                              Out Data <= 1;
                                     if(In Data == 1)
                                                              if(In_Data == 1)
        end
                                          State <= S2;
        else
                                                                  State <= S3;
                                     else
                                                              else
        begin
                                          State <= S0;
                                                                  State <= S2;
                                                                                       S<sub>3</sub>/0
                                      end
                                                          end
```




end


Moore Waveform



Good Moore




Bad Moore






Mealy Machine in Circuit







Mealy Machine in Circuit








Mealy Machine

- Mealy machine is a finite-state machine whose output values are determined both by its current state and the current inputs.
- Mealy machine: S × I → O (S : state, I: Input, O: output)

Present	Next	State	Output	
State	I=0	I=1	I=0	I=1
S ₀	S ₀	S ₁	0	1
S ₁	S ₁	S ₂	1	0
S_2	S ₂	S ₀	0	1
S_3	S_3	S ₁	0	1






30

Mealy - State Register(Sequential)

```
module mealy(clk, rst, In Data, Out Data);
    input clk, rst, In Data;
    output [1:0] Out Data;
    reg [1:0] Out Data;
    reg [1:0] State, NextState;
    parameter S0 = 2'b00, S1 = 2'b01,
              S2 = 2'b10, S3 = 2'b11;
    // State Register (Flip-Flops)
    always @(posedge clk or posedge rst)
    begin
        if(rst)
            State <= S3;
        else
            State <= NextState;</pre>
    end
```







Mealy - Next State Logic(Combinational)

```
// Next State Logic
                                                               Four states: S_0, S_1, S_2, S_3
always @(In_Data or State)
begin
                                                               Input/Output
                                        S2:
    case(State)
                                        begin
         S0:
                                             if(In Data == 1)
                                                                                   1/1
         begin
                                                 NextState = S0;
                                                                                            1/1
             if(In_Data == 1)
                                             else
                 NextState = S1;
                                                 NextState = S2;
             else
                                        end
                 NextState = S0;
                                        S3:
         end
                                                                                                   Initial state
                                        begin
         S1:
                                                                             1/0
                                             if(In Data == 1)
                                                                                      Input/Output
         begin
                                                 NextState = S1;
             if(In_Data == 1)
                                             else
                 NextState = S2;
                                                 NextState = S3;
             else
                                        end
```



NextState = S1;

end

endcase




Mealy - Output Logic(Combinational)

```
// Output Logic
always @(In Data or State)
begin
                                           S2:
    case(State)
                                                                     Four states: S<sub>0</sub>, S<sub>1</sub>, S<sub>2</sub>, S<sub>3</sub>
                                           begin
                                                if(In_Data == 1) Input/Output
          S0:
          begin
                                                     Out Data = 1;
               if(In_Data == 1)
                                                else
                                                                                             1/1
                   Out Data = 1;
                                                     Out_Data = 0;
                                                                            1/1
                                                                                                       1/1
               else
                                           end
                   Out Data = 0;
                                           S3:
          end
                                           begin
          S1:
                                                if(In_Data == 1)
                                                     Out_Data = 1;
          begin
                                                                                                             Initial state
               if(In_Data == 1)
                                                else
                                                                                     1/0
                                                                                                Input/Output
                   Out Data = 0;
                                                     Out Data = 0;
               else
                                           end
```




Out Data = 1; endcase

Mealy Waveform




Four states: S₀, S₁, S₂, S₃







Example - Traffic Light Controller



G_time: 2+1=3 cycles


Y_time: 0+1=1 cycles



3

Counter(Sequential)

```
module Counter(clk, rst, Recount_Counter,
                 Count_Out);
    input clk, rst, Recount_Counter;
    output [3:0] Count_Out;
    reg [3:0] Count Out;
    always @(posedge clk)
    begin
        if(rst)
        begin
            Count Out <= 0;
        end
        else
        begin
            if(Recount_Counter)
                Count Out <= 0;
             else
                Count_Out <= Count_Out + 1;</pre>
```







Comparator(Combinational)

```
Comparator
                                                          3'b001:
module Compare(current times, RGY, Recount counter);
                                                                                        Recount_counter
    input [2:0] RGY;
                                                          begin
    input [3:0] current times;
                                                               if(current_times == Y_times)
                                                                   Recount counter = 1;
    output Recount counter;
    reg Recount counter;
                                                               else
    parameter R times = 4, G times = 2, Y times = 0;
                                                                   Recount counter = 0;
                                                          end
                                                          3'b010:
    always \omega(*)
    begin
                                                          begin
        case(RGY)
                                                               if(current times == G times)
            3'b100:
                                                                   Recount counter = 1;
                                                               else
            begin
                 if(current_times == R_times)
                                                                   Recount counter = ∅;
                     Recount counter = 1;
                                                          end
                 else
                                                          default:
                     Recount counter = ∅;
                                                               Recount counter = 1;
            end
                                                      endcase
```



Datapath

Counter


Current times

4 2 0

 $R_t G_t Y_t$

Datapath

```
module Datapath(clk, rst, RGY, Recount);
    input clk, rst;
    input [2:0] RGY;
    output Recount;
    wire [3:0] Current_times;
    // Module
    Compare compare
        .current_times(Current_times),
        .RGY(RGY),
        .Recount_counter(Recount)
    );
```





Controller - State Register(Sequential)

```
module Traffic Control (clk, rst, Recount Counter,
                         Red, Green, Yellow);
    input clk, rst, Recount_Counter;
    output Red, Green, Yellow;
    reg Red, Green, Yellow;
    reg [1:0] currentstate, nextstate;
    parameter [1:0] Red_Light = 0, Green_Light = 1,
                     Yellow Light = 2;
    // State Register (Flip-Flops)
    always @(posedge clk)
    begin
        if(rst)
                                                                G/010
                                                                              Y/001
                                                 R/100
            currentstate <= Red_Light;</pre>
        else
            currentstate <= nextstate;</pre>
    end
```



39

Controller - Next State Logic(Combinational)


```
Next State Logic
always Q(*)
begin
    case(currentstate)
                                                               R/100
                                                                            G/010
                                                                                        Y/001
        Red_Light:
        begin
            if(Recount_Counter)
                                                           Yellow Light:
                 nextstate = Green_Light;
                                                          begin
            else
                                                               if(Recount_Counter)
                 nextstate = Red_Light;
                                                                   nextstate = Red_Light;
        end
                                                               else
        Green_Light:
                                                                   nextstate = Yellow Light;
        begin
            if(Recount_Counter)
                                                          end
                                                          default:
                 nextstate = Yellow Light;
                                                               nextstate = Red Light;
            else
                                                      endcase
                nextstate = Green Light;
        end
                                                  end
```



Controller - Output Logic(Combinational)

```
// Output Logic
always @(currentstate)
begin
    case(currentstate)
        Red_Light:
        begin
            Red = 1'b1;
            Green = 1'b0;
            Yellow = 1'b0;
        end
        Green Light:
        begin
            Red = 1'b0;
            Green = 1'b1;
            Yellow = 1'b0;
        end
```

```
Yellow Light:
    begin
        Red = 1'b0;
        Green = 1'b0;
        Yellow = 1'b1;
    end
    default:
    begin
        Red = 1'b0;
        Green = 1'b0;
        Yellow = 1'b0;
    end
endcase
```







end

Traffic Light


```
module traffic(clk, rst, Red, Green, Yellow);
    input clk, rst;
    output Red, Green, Yellow;
    wire Recount_counter;
    // Module
    Traffic Control controller
        .clk(clk),
        .rst(rst),
        .Recount_Counter(Recount_counter),
        .Red(Red),
        .Green(Green),
        .Yellow(Yellow)
    );
```

```
Control Unit
                                         Datapath
            Seq.
      Comb.
                   Comb.
                                     4 2 0
                                                 Counter
                         Red
                                      R_t G_t Y_t
                   Output Green
       Next
                                                 Current times
       State
                   Logic | Yellow
       Logic
                                       Comparator
          State Registers
                                                    Recount_counter
                                          Recount counter
     Datapath datapath
           .clk(clk),
           .rst(rst),
           .RGY({Red,Green,Yellow}),
           .Recount(Recount counter)
endmodule
```



Traffic Light Waveform

Traffic Light



Comparator






Choosing Correct Data Type






Connection Rule

- Generally, an input port is a net driven by a net or a reg.
- Generally, an output port is a net or a reg, and it drives a net.
- Generally, an inout port is a net, and it drives a net.



Inter-module Connection





Common Mistakes in Data Types

Error Messages	User Errors
Illegal Left-hand-side assignment	When a procedural assignment is made to a net or one forgets to declare a signal as a reg.
Illegal output port specification	Signal connected to an output port of another module is a register.
Gate has illegal output specification	Signal denoted an output of a primitive gate is a register.
Incompatible declaration, (signal) defined as input	An input port of a module is declared as a register.



Reference





Reference

- 1. Latch & Flip-Flop & Register: https://reurl.cc/em7x2m
- 2. Combinational vs Sequential: https://reurl.cc/OkL117
- 3. Blocking vs Non-Blocking: https://reurl.cc/GbLVMG
- 4. Finite-State Machine(FSM): https://reurl.cc/ye4gyM
- 5. Verilog HDL Design: https://pse.is/3rypr5





Thank You





