

Computer Organization 2022

Lab1 – Introduction & Environment Lab


(**Part 3 : A Simple Experiment**)

Video link : <https://youtu.be/z8znz83HR9c>

Part 3


A Simple Experiment

Steps



ssh

1. Cross-compile source files using RISC-V Toolchain => Generate .hex
2. Simulate with NC-Verilog => Generate .fsdb
3. Check waveform with nWave



Outline




- 1. CPU (Provided by TA)**
- 2. Program & RISC-V Toolchain**
- 3. Experiment**

CPU (Provided by TA)

CPU (provided by TA)

- The CPU provided by TA is a **Single-Cycle RTL-Level RISC-V CPU**
- It supports **RV32I Base ISA**
(You will write your CPU in Lab7)
- It has been verified, **we will use this CPU in lab2** to practice writing assembly program



RV32I Instruction Type

- **Computation Instruction**

`int a = 10` (\leftarrow *immediate*, 立即數)

Operation
 (+, -, <<, >>, ...)

 - (Register(or PC) \longleftrightarrow Register(or immediate)) \Rightarrow **Register**
- **Load & Store Instruction**
 - Load : **DRAM** \Rightarrow **Register**
 - Store : **Register** \Rightarrow **DRAM**
- **Control Transfer Instruction**
 - (Register(or PC) + immediate) \Rightarrow **PC**


3 Memory Units

- Inside CPU
 - PC (can be seen as a register)
 - 32 Registers
- Outside CPU
 - Main Memory (DRAM)

- Check instruction behavior by observing the value changes in the memory units

Program Memory Space

Program Memory Space



Each program has its own Memory Space which is organized by linker script

Run OS

DRAM for multiple processes

- DRAM managed by OS

Baremetal (We are here)

DRAM all for one process


- DRAM managed by human

(Byte address)

0xbfffffff0

0x00010000

0x00000000



Stack

- Only 32 registers
- Temporary storage location when the number of registers is insufficient
- Save the value of the registers and then give the registers to others first
- `malloc`
- `new` an object

Dynamic Data / Heap


Static Data
Global data

Text / Code
Instructions

Reversed

DRAM (**Baremetal**)

CPU - Workflow



3 stages :

- Fetch : Fetch an **instruction that “pc” points to** from DRAM
- Decode : Decode the fetched instruction to know what it mean
- Execute : Execute the instruction according the decode result

$next_pc = current_pc + 4$

Points to the head of the instruction

(Byte address)

0xbfffffff0

Memory Space is organized by linker script

Run OS

DRAM for multiple processes


- DRAM managed by OS

Baremetal (We are here)

DRAM all for one process

- DRAM managed by human

Program Memory Space




1 instruction is 32 bits
(4 bytes)


Current Instruction

DRAM (Baremetal)

Program Memory Space we used




Program Memory Space DRAM (Baremetal)



Design & Testbench

• Testbench : Simulation Environment

1. Given clock(clk), reset(rst) signals
2. Load "Program" & "Pre-prepared data" into im & dm
3. Wait until process write -1 to dm[0xFFFC]
4. Compare the answer with golden data
5. Print result
6. Produce waveform file(.fsdb)



Program Memory Space

DRAM (Baremetal)

(Byte address)

0xFFFF


_sim_end 0xFFFC

_stack 0xFFF0


_answer 0x9000

0x8000

0x0000




NC-Verilog



Server

Use NC-Verilog to Simulate

NC-Verilog



RISC-V Machine
(NC-Verilog Simulation)


1. Compilation (Finished by TA)

Analyze the source code for syntax and semantic errors

```
$ ncvlog top_tb.v
```

2. Elaboration (Finished by TA)

- Computes parameter values
- Binds modules
- Establishes net connectivity
- ... etc, prepares all for simulation



```
$ ncelab top_tb -access +r
```

3. Simulation (You just need to do this)

Run with the given execution model generated after elaboration

```
$ ncsim top_tb
```



Program & RISC-V Toolchain


RISC-V Toolchain Workflow

Program Environment

- Initial setting
- Jump to main
- Write -1 to dm[0xFFFC]

Main program

- Get address of answer
- Execute main program
- Write result to answer
- Return to setup





RV32I - Registers

Register name	Symbolic name	Description	Saved by
32 integer registers			
x0	Zero	Always zero	
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	
x4	tp	Thread pointer	
x5	t0	Temporary / alternate return address	Caller
x6–7	t1–2	Temporary	Caller
x8	s0/fp	Saved register / frame pointer	Callee
x9	s1	Saved register	Callee
x10–11	a0–1	Function argument / return value	Caller
x12–17	a2–7	Function argument	Caller
x18–27	s2–11	Saved register	Callee
x28–31	t3–6	Temporary	Caller

Additional Register : **Program Counter**
points to the current fetched instruction

RV32I


- 32 Registers, each are 32 bits
- x : Integer Registers
 - x0(Zero) : always zero
 - x1(ra) : save return address
 - x2(sp) : point to top of stack



Program Structure (template)

- We will use this template throughout the semester

```
1 OUTPUT_ARCH( "riscv" )
2
3 SECTIONS link.ld
4 {
5     . = 0x0000;
6     .text : { *(.text) }
7
8     . = 0x8000;
9     .data : { *(.data) }
10
11     . = 0x9000;
12     _answer = .;
13
14     . = 0xffff;
15     _stack = .;
16
17     . = 0xfffc;
18     _sim_end = .;
19
20 }
```



Program Environment (setup.s)

- Initial setting
- Jump to main
- Write -1 to dm[0xFFFC]

```
1 .text
2
3 _start: setup.s
4
5 init_stack:
6     # set stack pointer
7     la sp, _stack
8
9 SystemInit:
10    # jump to main
11    jal main
12
13 SystemExit:
14    # End simulation
15    # Write -1 at _sim_end(0xfffc)
16    la t0, _sim_end
17    li t1, -1
18    sw t1, 0(t0)
19
20 dead_loop:
21    # infinite loop
22    j dead_loop
```

Main program (main.s)

- Get address of answer
- Execute main program
- Write result to answer
- Return to setup

```
1 .data
2 # ...
3
4 .text
5 .globl main
6
7 main:
8
9 #####
10 # Load address of _answer to s0
11 #####
12
13 addi sp, sp, -4 main.s
14 sw s0, 0(sp)
15 la s0, _answer
16
17 #####
18
19 #####
20 # Main Program
21 #####
22
23 # ...
24
25 #####
26
27
28
29 main_exit:
30
31 #####
32 # Return to end the simulation
33 #####
34
35 lw s0, 0(sp)
36 addi sp, sp, 4
37 ret
38
39 #####
40
```


What does the program look like after linking the two files?

```
1 .text
2
3 _start:
4
5 init_stack:
6     # set stack pointer
7     la sp, _stack
8
9 SystemInit:
10    # jump to main
11    jal main
12
13 SystemExit:
14    # End simulation
15    # Write -1 at _sim_end(0xfffc)
16    la t0, _sim_end
17    li t1, -1
18    sw t1, 0(t0)
19
20 dead_loop:
21    # infinite loop
22    j dead_loop
```

setup.s

```
1 .data
2 # ...
3
4 .text
5 .globl main
6
7 main:
8
9 # #####
10 # ### Load address of _answer to s0
11 # #####
12
13     addi sp, sp, -4
14     sw s0, 0(sp)
15     la s0, _answer
16
17 # #####
18
19
20 # #####
21 # ### Main Program
22 # #####
23
24 # ...
25
26 # #####
27
28
29 main_exit:
30
31 # #####
32 # ### Return to end the simulation
33 # #####
34
35     lw s0, 0(sp)
36     addi sp, sp, 4
37     ret
38
39 # #####
40
```

main.s



disassemble

```
55 Disassembly of section .text:
56
57 00000000 <_start>: la sp, _stack
58 0: 00010117 auipc sp,0x10
59 4: ff010113 addi sp,sp,-16 # fff0 <_stack>
60
61 00000008 <SystemInit>:
62 8: 018000ef jal ra,20 <main>
63
64 0000000c <SystemExit>: la t0, _sim_end
65 c: 00010297 auipc t0,0x10
66 10: ff028293 addi t0,t0,-16 # fffc <_sim_end>
67 14: fff00313 li t1,-1
68 18: 0062a023 sw t1,0(t0)
69
70 0000001c <dead_loop>:
71 1c: 0000006f j 1c <dead_loop>
72
73 00000020 <main>:
74 20: ffc10113 addi sp,sp,-4
75 24: 00812023 sw s0,0(sp)
76 28: 00009417 auipc s0,0x9
77 2c: fd840413 addi s0,s0,-40 # 9000 <_answer>
78
79 00000030 <main_exit>:
80 30: 00012403 lw s0,0(sp)
81 34: 00410113 addi sp,sp,4
82 38: 00008067 ret
83
```

main.dump

RISC-V Toolchain Workflow




Program Environment

- Initial setting
- Jump to main
- Write -1 to dm[0xFFFC]

Main program

- Get address of answer
- Execute main program
- Write result to answer
- Return to setup



1. `riscv32-unknown-elf-as -march=rv32i -mabi=ilp32 [setup.s] -o [setup.o]`
2. `riscv32-unknown-elf-as -march=rv32i -mabi=ilp32 [main.s] -o [main.o]`
3. `riscv32-unknown-elf-ld -b elf32-littleriscv -T [link.ld] [setup.o] [main.o] -o [main.elf]`
4. `riscv32-unknown-elf-objcopy -O verilog [main.elf] [main.hex]`
5. `riscv32-unknown-elf-objdump -xsd [main.elf] > [main.dump]`


Target Triplet

Reference : [link](#)

- We can find a special command string `$ riscv32-unknown-elf` when using RISC-V Toolchain
- This is called “**Target Triplet**”, whose structure is `machine-vendor-operatingsystem`
- Common Rule is `<target>[<endian>][-<vendor>]-<os>[-<extra-info>]`
 - `<target>` : Architecture (e.g., riscv32 , x86_64 , arm ,...)
 - `[<endian>]` : little / big-endian (**not must**)
 - `[-<vendor>]` : 供應商名稱 (**not must**)
 - `-<os>` : name of Operating System (**sometimes can be ignored**)
 - `[-<extra-info>]` : Usually descript ABI or Library
- Example :

`riscv32-unknown-elf-as`

target vendor extra-info



Command Explanation

1. `$ riscv32-unknown-elf-as -march=rv32i -mabi=ilp32 [setup.s] -o [setup.o]`
2. `$ riscv32-unknown-elf-as -march=rv32i -mabi=ilp32 [main.s] -o [main.o]`

- **-march** : Set RISC-V ISA
- **-mabi** : Set RISC-V ABI

	int	long	pointer
ilp32/ilp32f/ilp32d	32-bit	32-bit	32-bit
lp64/lp64f/lp64d	32-bit	64-bit	64-bit

	ILP32	LP64	LLP64	ILP64	
char	8	8	8	8	fixed
short	16	16	16	16	fixed
int	32	32	32	64	
long	32	64	32	64	
long long	64	64	64	64	fixed
void *	32	64	64	64	

RISC-V 只支援這六種

LLP = long long & pointer

3. `$ riscv32-unknown-elf-ld -b elf32-littleriscv -T [link.ld] [setup.o] [main.o] -o [main.elf]`

- **-b** : Specify target, elf32-littleriscv => 32 bits, little endian
- **-T** : Read linker script

The order is important

4. `$ riscv32-unknown-elf-objcopy -O verilog [main.elf] [main.hex]`

- **-O** : Create an output file in format, verilog => the format that verilog simulator can understand

5. `$ riscv32-unknown-elf-objdump -xsd [main.elf] > [main.dump]`

- **-x** : All headers, Display the contents of all headers
- **-s** : Full contents, Display the full contents of all sections requested
- **-d** : Disassemble, Display assembler contents of executable sections

Command Explanation

3. \$ riscv32-unknown-elf-ld -b elf32-littleriscv -T link.ld [setup.o] [main.o] -o [main.elf]

The order is important

Setup

main

```

55 Disa
56
57 00000000 <_start>:
58   0: 00010117      auipc sp,0x10
59   4: ff010113      addi sp,sp,-16 # fff0 <_stack>
60
61 00000008 <SystemInit>:
62   8: 018000ef      jal ra,20 <main>
63
64 0000000c <SystemExit>:
65   c: 00010297      auipc t0,0x10
66  10: ff028293      addi t0,t0,-16 # fffc <_sim_end>
67  14: fff00313      li t1,-1
68  18: 0062a023      sw t1,0(t0)
69
70 0000001c <dead_loop>:
71  1c: 0000006f      j 1c <dead_loop>
72
73 00000020 <main>:
74  20: ffc10113      addi sp,sp,-4
75  24: 00812023      sw s0,0(sp)
76  28: 00009417      auipc s0,0x9
77  2c: fd840413      addi s0,s0,-40 # 9000 <_answer>
78
79 00000030 <main_exit>:
80  30: 00012403      lw s0,0(sp)
81  34: 00410113      addi sp,sp,4
82  38: 00008067      ret
83

```

4. \$ riscv32-unknown-elf-objcopy -O verilog [main.elf] [main.hex]

```


1  @00000000
2  17 01 01 00 13 01 01 FF EF 00 80 01 97 02 01 00
3  93 82 02 FF 13 03 F0 FF 23 A0 62 00 6F 00 00 00
4  13 01 C1 FF 23 20 81 00 17 94 00 00 13 04 84 FD
5  03 24 01 00 13 01 41 00 67 80 00 00
6

```


- Start from address 0
- Byte address
- Little endian

Data : 0x1234abcd

Little Endian



Big Endian







Experiment

File Structure

Review 3 steps

1. Compilation
2. Elaboration
3. Simulation



Test Program (prog0)

```

1  int data1 = 10;
2  int data2 = 15;
3
4  int main() {
5      int *answer = (int*) 0x9000;
6
7      int c = 20;
8      int d = data1 + data2 - c;
9      int e = d * 2;
10
11     *answer = d;
12     *(answer+1) = e;
13
14     return 0;
15 }

```

main.c

```

1  .text
2
3  _start:
4
5  init_stack:
6      # set stack pointer
7      la sp, _stack
8
9  SystemInit:
10     # jump to main
11     jal main
12
13  SystemExit:
14     # End simulation
15     # Write -1 at _sim_end(0xfffc)
16     la t0, _sim_end
17     li t1, -1
18     sw t1, 0(t0)
19
20  dead_loop:
21     # infinite loop
22     j dead_loop

```

setup.s



```

1  .data
2  prepared_data_1: .word 10 # 10 = 0xa
3  prepared_data_2: .word 0xf # 15 = 0xf
4
5  .text
6  .globl main
7
8  main:
9
10     #####
11     # Load address of _answer to s0
12     #####
13
14     addi sp, sp, -4
15     sw s0, 0(sp)
16     la s0, _answer
17
18     #####
19
20     #####
21     # Main Program
22     #####
23     # data1 : t0
24     # data2 : t1
25     # c : t2
26     # d : t3
27     # e : t4
28
29
30     li t2, 20 # load immediate, t2 = 0x14 (20)
31     lw t0, prepared_data_1 # load word, t0 = 0xa (10)
32     lw t1, prepared_data_2 # load word, t1 = 0xf (15)
33     add t3, t0, t1 # addition, t3 = 0x19 (25)
34     sub t3, t3, t2 # subtract, t3 = 0x5 (5)
35     slli t4, t3, 1 # shift left logic immediate, t4 = 0xa (10)
36
37     sw t3, 0(s0) # store word, mem[0x9000] = t3
38     sw t4, 4(s0) # store word, mem[0x9004] = t4
39
40     #####
41
42  main_exit:
43
44     #####
45     # Return to end the simulation
46     #####
47
48     lw s0, 0(sp)
49     addi sp, sp, 4
50     ret
51
52     #####
53
54

```

main.s

0101 -> 5
 1010 -> 10



```

39
40     #####
41
42  main_exit:
43
44     #####
45     # Return to end the simulation
46     #####
47
48     lw s0, 0(sp)
49     addi sp, sp, 4
50     ret
51
52     #####
53
54

```

golden.hex

```

1  00000005
2  0000000a


```

Steps



ssh

1. Cross-compile source files using RISC-V Toolchain => Generate .hex
2. Simulate with NC-Verilog => Generate .fsdb
3. Check waveform with nWave



Step 1 - Use RISC-V Toolchain to generate “main.hex” & “main.dump”



1. Use “cd(change directory)” to change the path to “CO2022_Lab1” folder


```
user:~/CO2022_Lab1> ls  
link.ld test xcelium.d
```

```
44 Contents of section .text:  
45 0000 17010100 130101ff ef008001 97020100 .....  
46 0010 938202ff 1303f0ff 23a06200 6f000000 .....#.b.o...  
47 0020 1301c1ff 23208100 17940000 130484fd ....# .....  
48 0030 93034001 97820000 83a2c2fc 17830000 ..@.....  
49 0040 032383fc 338e6200 330e7e40 931e1e00 .#.3.b.3.~@...  
50 0050 2320c401 2322d401 03240100 13014100 # ..#"...$.A..  
51 0060 67800000 .....g...  
52 Contents of section .data:  
53 8000 0a000000 0f000000 .....
```

main.dump

2. \$ riscv32-unknown-elf-as -march=rv32i -mabi=ilp32 ./test/prog0/setup.s -o ./test/prog0/setup.o
3. \$ riscv32-unknown-elf-as -march=rv32i -mabi=ilp32 ./test/prog0/main.s -o ./test/prog0/main.o
4. \$ riscv32-unknown-elf-ld -b elf32-littleriscv -T link.ld ./test/prog0/setup.o ./test/prog0/main.o -o ./test/prog0/main.elf
5. \$ riscv32-unknown-elf-objcopy -O verilog ./test/prog0/main.elf ./test/prog0/main.hex
6. \$ riscv32-unknown-elf-objdump -xsd ./test/prog0/main.elf > ./test/prog0/main.dump

```
✓ CO2022_LAB1 [SS...  
  ✓ test  
    > _template  
    ✓ prog0  
      ≡ golden.hex  
      C main.c  
      ASM main.s  
      ASM setup.s
```



```
✓ CO2022_LAB1 [SS...  
  ✓ test  
    > _template  
    ✓ prog0  
      ≡ golden.hex  
      C main.c  
      ≡ main.dump  
      ≡ main.elf  
      ≡ main.hex  
      ≡ main.o  
      ASM main.s  
      ≡ setup.o  
      ASM setup.s
```

```
user:~/CO2022_Lab1> riscv32-unknown-elf-as -march=rv32i -mabi=ilp32 ./test/prog0/setup.s -o ./test/prog0/setup.o  
user:~/CO2022_Lab1> riscv32-unknown-elf-as -march=rv32i -mabi=ilp32 ./test/prog0/main.s -o ./test/prog0/main.o  
user:~/CO2022_Lab1> riscv32-unknown-elf-ld -b elf32-littleriscv -T link.ld ./test/prog0/setup.o ./test/prog0/main.o -o ./test/prog0/main.elf  
user:~/CO2022_Lab1> riscv32-unknown-elf-objcopy -O verilog ./test/prog0/main.elf ./test/prog0/main.hex  
user:~/CO2022_Lab1> riscv32-unknown-elf-objdump -xsd ./test/prog0/main.elf > ./test/prog0/main.dump
```

Step 2

2. Use NC-Verilog to simulate a CPU running the program and producing waveform file

```
$ ncsim top_tb +PROG=prog0
```

Specify a directory, it will find the main.hex & golden.hex under the directory

```
user:~/C02022_Lab1> ncsim top_tb +PROG=prog0
xmsim(64): 22.03-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
xmsim: *W,NCEXDEP: Executable (ncsim) is deprecated. Use (xmsim) instead.
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009
*Verdi* Loading libsscore_xcelium171.so
xcelium> run
FSDB Dumper for Xcelium, Release Verdi_P-2019.06, Linux x86_64/64bit, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
*****
* WARNING -
* The simulator version is newer than the FSDB Writer version which
* may cause abnormal behavior, please contact Cadence support for
* assistance.
*****
*Verdi* : Create FSDB file 'top.fsdb'
*Verdi* : Begin traversing the scope (top_tb.top), layer (0).
*Verdi* : Enable +struct and +mda dumping.
*Verdi* : End of traversing.

Done



DM['h9000'] = 00000005, pass
DM['h9004'] = 0000000a, pass

*****
**
** Congratulations !!
**
** Simulation PASS!!
**
**
*****

Simulation complete via $finish(1) at time 245 NS + 2
./top_tb.sv:120 $finish;
xcelium> exit
```

golden.hex

1	00000005
2	0000000a



Step 3 - Use nWave to Check waveform : Open Waveform File (1/7)




\$ nWave

or


\$ nWave &

& :

means to execute it in the background. Meanwhile, you can do other things through the terminal




Step 3 - Use nWave to Check waveform : Add Signal (2/7)



3 Memory Units


- Inside CPU
 - PC (can be seen as a register)
 - 32 Registers
- Outside CPU
 - Main Memory (DRAM)




If you want to see the data in DRAM, you can add this signal.

But too many signals, we skip it first.

Step 3 - Use nWave to Check waveform : **Tips** (3/7)





Step 3 - Use nWave to Check waveform : prog0 (5/7)



```

58 Disassembly of section .text:
59
60 00000000 <_start>:      la sp, _stack      main.dump
61      0: 00010117      auipc sp,0x10
62      4: ff010113      addi sp,sp,-16 # fff0 <_stack>
63
64 00000008 <SystemInit>:
65      8: 018000ef      jal ra,20 <main>
66
67 0000000c <SystemExit>:
68      c: 00010297      auipc t0,0x10
69      10: ff028293      addi t0,t0,-16 # fffc <_sim_end>
70      14: fff00313      li t1,-1
71      18: 0062a023      sw t1,0(t0)
72
73 0000001c <dead_loop>:
74      1c: 0000006f      j 1c <dead_loop>
75
76 00000020 <main>:
77      20: ffc10113      addi sp,sp,-4
78      24: 00812023      sw s0,0(sp)      la s0, _answer
79      28: 00009417      auipc s0,0x9
80      2c: fd840413      addi s0,s0,-40 # 9000 <_answer>
81      30: 01400393      li t2,20          t2 = 20 (c)
82      34: 00008297      ① auipc t0,0x8      t0 = data1
83      38: fcc2a283      ② lw t0,-52(t0) # 8000 <prepared_data_1>
84      3c: 00008317      ③ auipc t1,0x8      t1 = data2
85      40: fc832303      ④ lw t1,-56(t1) # 8004 <prepared_data_2>
86      44: 00628e33      ⑤ add t3,t0,t1      d : t3 = t0 + t1
87      48: 407e0e33      ⑥ sub t3,t3,t2      d : t3 = t3 - t2
88      4c: 001e1e93      ⑦ slli t4,t3,0x1    e : t4 = t3 << 1
89      50: 01c42023      ⑧ sw t3,0(s0)      t3 -> dm[s0]
90      54: 01d42223      sw t4,4(s0)      t4 -> dm[s0+4]
91
92 00000058 <main_exit>:
93      58: 00012403      lw s0,0(sp)
94      5c: 00410113      addi sp,sp,4
95      60: 00008067      ret
    
```

Step 3 - Use nWave to Check waveform : prog0 (6/7)



```

58 Disassembly of section .text:
59
60 00000000 <_start>:      la sp, _stack      main.dump
61      0: 00010117      auipc sp,0x10
62      4: ff010113      addi sp,sp,-16 # fff0 <_stack>
63
64 00000008 <SystemInit>:
65      8: 018000ef      jal ra,20 <main>
66
67 0000000c <SystemExit>:  la t0, _sim_end
68      c: 00010297      5 auipc t0,0x10
69      10: ff028293      6 addi t0,t0,-16 # fffc <_sim_end>
70      14: fff00313      7 li t1,-1          t1 = -1
71      18: 0062a023      8 sw t1,0(t0)       t1 -> dm[t0]
72
73 0000001c <dead_loop>:
74      1c: 0000006f      j 1c <dead_loop>
75
76 00000020 <main>:
77      20: ffc10113      addi sp,sp,-4
78      24: 00812023      sw s0,0(sp)      la s0, _answer
79      28: 00009417      auipc s0,0x9
80      2c: fd840413      addi s0,s0,-40 # 9000 <_answer>
81      30: 01400393      li t2,20         t2 = 20 (c)
82      34: 00008297      auipc t0,0x8      t0 = data1
83      38: fcc2a283      lw t0,-52(t0) # 8000 <prepared_data_1>
84      3c: 00008317      auipc t1,0x8      t1 = data2
85      40: fc832303      lw t1,-56(t1) # 8004 <prepared_data_2>
86      44: 00628e33      add t3,t0,t1      d : t3 = t0 + t1
87      48: 407e0e33      sub t3,t3,t2      d : t3 = t3 - t2
88      4c: 001e1e93      slli t4,t3,0x1    e : t4 = t3 << 1
89      50: 01c42023      sw t3,0(s0)       t3 -> dm[s0]
90      54: 01d42223      1 sw t4,4(s0)     t4 -> dm[s0+4]
91
92 00000058 <main_exit>:
93      58: 00012403      2 lw s0,0(sp)
94      5c: 00410113      3 addi sp,sp,4
95      60: 00008067      4 ret
    
```





Step 3 - Use nWave to Check waveform : DRAM (7/7)



$$0x8000_{(hex)} = 8 * 16^3 = 32768_{decimal}$$

$$0x9000_{(hex)} = 9 * 16^3 = 36864_{decimal}$$

$$0xffff_{(hex)} = 65532_{decimal}$$



Test Program (prog1)



```


1  int loop_max = 10;
2
3  int main() {
4      int *answer = (int *)0x9000;
5
6      int total = 0;
7
8      for (int i = 1 ; i <= loop_max ; i++) {
9          total += i;
10     }
11
12     *answer = total;
13
14     return 0;
15 }
    
```

main.c


```

1  .data
2  loop_max: .word 10 # 10 = 0xa
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20 # #####
21 # ### Main Program
22 # #####
23 # i : t0
24 # loop_max : t1
25 # total : t2
26
27 li    t2, 0           # load immediate,    t2 = 0x0 (0)
28 li    t0, 1           # load immediate,    t0 = 0x1 (0)
29 lw    t1, loop_max    # load word,        t1 = 0xa (10)
30 bgt   t0, t1, for_end_1 # branch greater than, pc = (t0 > t1) ? for_end_1 : pc + 4
31 for_1:
32 add   t2, t2, t0       # addition,        t2 = t2 + t0
33 addi  t0, t0, 1        # addition immediate, t0 = t0 + 1
34 ble   t0, t1, for_1    # branch less equal, pc = (t0 <= t1) ? for_1 : pc + 4
35 for_end_1:
36 sw    t2, 0(s0)        # store word,        mem[0x9000] = t2
37
38 # #####
    
```

main.s



$55_{decimal}$
 $= 3 * 16 + 7$
 $= 37_{hex}$



1 00000037 golden.hex

Test Program (prog1) - Do yourself !

1. Use RISC-V Toolchain to generate “main.hex” & “main.dump”

```
45 Contents of section .text:
46 0000 17010100 130101ff ef008001 97020100 .....
47 0010 938202ff 1303f0ff 23a06200 6f000000 .....#.b.o...
48 0020 1301c1ff 23208100 17940000 130484fd ....# .....
49 0030 93030000 93021000 17830000 032383fc .....#..
50 0040 63485300 b3835300 93821200 e35c53fe cHS...S.....\S.
51 0050 23207400 03240100 13014100 67800000 # t..$....A.g...
52 Contents of section .data:
53 8000 0a000000 .... main.dump
```

2. Use NC-Verilog to simulate a CPU running the program and producing waveform file

Check the print result



```
Done
DM['h9000] = 00000037, pass

*****
**                                     **
**                                     **
**  Congratulations !!               **
**                                     **
**                                     **
**  Simulation PASS!!                **
**                                     **
**                                     **
*****
```

3. Use nWave with dump file to check waveform

```
58 Disassembly of section .text:
59
60 00000000 <_start>:
61   0: 00010117      auipc sp,0x10
62   4: ff010113      addi sp,sp,-16 # fff0 <_stack>
63
64 00000008 <SystemInit>:
65   8: 018000ef      jal ra,20 <main>
66
67 0000000c <SystemExit>:
68   c: 00010297      auipc t0,0x10
69  10: ff028293      addi t0,t0,-16 # fffc <_sim_end>
70  14: fff00313      li t1,-1
71  18: 0062a023      sw t1,0(t0)
72
73 0000001c <dead_loop>:
74  1c: 0000006f      j 1c <dead_loop>
75
76 00000020 <main>:
77  20: ffc10113      addi sp,sp,-4
78  24: 00812023      sw s0,0(sp)
79  28: 00009417      auipc s0,0x9
80  2c: fd840413      addi s0,s0,-40 # 9000 <_answer>
81  30: 00000393      li t2,0
82  34: 00100293      li t0,1
83  38: 00008317      auipc t1,0x8
84  3c: fc832303      lw t1,-56(t1) # 8000 <loop_max>
85  40: 00534863      blt t1,t0,50 <for_end_1>
86
87 00000044 <for_1>:
88  44: 005383b3      add t2,t2,t0
89  48: 00128293      addi t0,t0,1
90  4c: fe535ce3      bge t1,t0,44 <for_1>
91
92 00000050 <for_end_1>:
93  50: 00742023      sw t2,0(s0)
94
95 00000054 <main_exit>:
96  54: 00012403      lw s0,0(sp)
97  58: 00410113      addi sp,sp,4
98  5c: 00008067      ret
```

main.dump