




*Universidad de Puerto Rico
Recinto de Mayagüez
Departamento de Ingeniería Eléctrica y de Computadoras
ICOM 4215 -001D*

Course Project: Design and Simulation of a RISC Microprocessor

*Barbara P. Gonzalez-Rivera
Amy Ayala
Darielis M. Morales Rodríguez*



BLOCK DIAGRAM



	I ₂₇₋₂₅	I ₂₄₋₂₁	I ₂₀	Bit_S	ID_B_inst r	Br_L_Inst r	Shift_im m	Load_inst r	ALU _o p	RF_enabl e	Data_Mem_Opcod e
Data Processin g Register Shift	000	0000	0	0	0	0	0	1	0000	1	10
	000	0001	0	0	0	0	0	1	0001	1	10
	000	0010	0	0	0	0	0	1	0010	1	10
	000	0011	0	0	0	0	0	1	0011	1	10
	000	0100	0	0	0	0	0	1	0100	1	10
	000	0101	0	0	0	0	0	1	0101	1	10
	000	0110	0	0	0	0	0	1	0110	1	10
	000	0111	0	0	0	0	0	1	0111	1	10
	000	1000	0	0	0	0	0	1	1000	1	10
	000	1001	0	0	0	0	0	1	1001	1	10
	000	1010	0	0	0	0	0	1	1010	1	10
	000	1011	0	0	0	0	0	1	1011	1	10
	000	1100	0	0	0	0	0	1	1100	1	10
	000	1101	0	0	0	0	0	1	1101	1	10
	000	1110	0	0	0	0	0	1	1110	1	10
	000	1111	0	0	0	0	0	1	1111	1	10
	000	0000	1	1	0	0	0	1	0000	1	10
	000	0001	1	1	0	0	0	1	0001	1	10
	000	0010	1	1	0	0	0	1	0010	1	10
	000	0011	1	1	0	0	0	1	0011	1	10
	000	0100	1	1	0	0	0	1	0100	1	10
	000	0101	1	1	0	0	0	1	0101	1	10
	000	0110	1	1	0	0	0	1	0110	1	10
	000	0111	1	1	0	0	0	1	0111	1	10
	000	1000	1	1	0	0	0	1	1000	1	10
	000	1001	1	1	0	0	0	1	1001	1	10
	000	1010	1	1	0	0	0	1	1010	1	10
	000	1011	1	1	0	0	0	1	1011	1	10
	000	1100	1	1	0	0	0	1	1100	1	10

	000	1101	1	1	0	0	0	1	1101	1	10
	000	1110	1	1	0	0	0	1	1110	1	10
	000	1111	1	1	0	0	0	1	1111	1	10

	I ₂₇₋₂₅	I ₂₄₋₂₁	I ₂₀	Bit_S	ID_B_inst r	Br_L_Inst r	Shift_im m	Load_inst r	ALU _o p	RF_enabl e	Data_Mem_Opcod e
Data Processing Immediate	001	0000	0	0	0	0	1	1	0000	1	10
	001	0001	0	0	0	0	1	1	0001	1	10
	001	0010	0	0	0	0	1	1	0010	1	10
	001	0011	0	0	0	0	1	1	0011	1	10
	001	0100	0	0	0	0	1	1	0100	1	10
	001	0101	0	0	0	0	1	1	0101	1	10
	001	0110	0	0	0	0	1	1	0110	1	10
	001	0111	0	0	0	0	1	1	0111	1	10
	001	1000	0	0	0	0	1	1	1000	1	10
	001	1001	0	0	0	0	1	1	1001	1	10
	001	1010	0	0	0	0	1	1	1010	1	10
	001	1011	0	0	0	0	1	1	1011	1	10
	001	1100	0	0	0	0	1	1	1100	1	10
	001	1101	0	0	0	0	1	1	1101	1	10
	001	1110	0	0	0	0	1	1	1110	1	10
	001	1111	0	0	0	0	1	1	1111	1	10
	001	0001	1	1	0	0	1	1	0001	1	10
	001	0010	1	1	0	0	1	1	0010	1	10
	001	0011	1	1	0	0	1	1	0011	1	10
	001	0100	1	1	0	0	1	1	0100	1	10
	001	0101	1	1	0	0	1	1	0101	1	10
	001	0110	1	1	0	0	1	1	0110	1	10
	001	0111	1	1	0	0	1	1	0111	1	10
	001	1000	1	1	0	0	1	1	1000	1	10
	001	1001	1	1	0	0	1	1	1001	1	10
	001	1010	1	1	0	0	1	1	1010	1	10

	001	1011	1	1	0	0	1	1	1011	1	10
	001	1100	1	1	0	0	1	1	1100	1	10
	001	1101	1	1	0	0	1	1	1101	1	10
	001	1110	1	1	0	0	1	1	1110	1	10
	001	1111	1	1	0	0	1	1	1111	1	10

	I ₂₇₋₂₅	I ₂₂ - B	I ₂₃ - U	I ₂₀	Bit_S	ID_B_i nstr	Br_L_I nstr	Shift_i mm	Load_in str	ALU _{OP}	RF_ena ble	Data_Mem_O pcode
Load/St ore Immedia te Offset	010	0	0	0	0	0	0	1	0	0100	0	10
	010	0	1	0	0	0	0	1	0	0100	0	10
	010	1	0	0	0	0	0	1	0	0100	0	00
	010	1	1	0	0	0	0	1	0	0100	0	00
	010	0	0	0	0	0	0	1	1	0100	1	10
	010	0	1	0	0	0	0	1	1	0100	1	10
	010	1	0	0	0	0	0	1	1	0100	1	00
	010	1	1	0	0	0	0	1	1	0100	1	00
Load/St ore Register Offset	011	0	0	0	0	0	0	0	0	0100	0	10
	011	0	1	0	0	0	0	0	0	0100	0	10
	011	1	0	0	0	0	0	0	0	0100	0	00
	011	1	1	0	0	0	0	0	0	0100	0	00
	011	0	0	0	0	0	0	0	1	0100	1	10
	011	0	1	0	0	0	0	0	1	0100	1	10
	011	1	0	0	0	0	0	0	1	0100	1	00
	011	1	1	0	0	0	0	0	1	0100	1	00

Condcode	Description	Flag tested
0000	Equal	Z = 1
0001	Not equal	Z = 0
0010	Unsigned higher or same	C = 1
0011	Unsigned lower	C = 0
0100	Minus	N = 1
0101	Positive or zero	N = 0
0110	Overflow	V = 1
0111	No Overflow	V = 0
1000	Unsigned higher	C = 1 & Z = 0
1001	Unsigned lower or same	C = 0 or Z = 1
1010	Greater or equal	N = V
1011	Less than	N != V
1100	Greater than	Z = 0 & N = V
1101	Less than or equal	Z = 1 N != V
1110	Always	