VECTOR AND ARRAY PROCESSING

Course Name

ICT409: Computer Organization and Architecture

Course Teacher

Md. Sharif Hossen

Assistant Prof., Dept. of ICT

Comilla University

Contact

Email: mshcou@gmail.com

- Ability to process vectors and related data structures such as matrices and multi-dimensional arrays, much faster than conventional computers
- Vector processing performs the arithmetic operation on the large array of integers or floating-point numbers. It operates on all the elements of the array in parallel providing each pass is independent of the other.

Instructions in both the blocks are set to add two arrays and store the result in the third array. **Vector** processing adds both the array in parallel by avoiding the use of the loop.

Loop 10 iterations

Read ith instruction and decode

Fetch the A[i] element

Fetch the B[i] element

Add A[i] +B[i]

Store result in C[i]

Increment i till i=10

General Processing

Read instruction and decode

Fetch the all 10 elements of A[]

Fetch the all 10 elements of B[]

Add A[]+B[]

Store result in C[]

Vector Processing

Applications:


- 1. Long range weather forecasting
- 2. Petroleum Exploration
- 3. Medical Diagnosis
- 4. Image Processing
- 5. Artificial Intelligence
- 6. Data analysis

Comparison

A scalar processor works on one or two data items, while the vector processor works with multiple data items. A superscalar processor is a combination of both.

Architecture and Working


The figure below represents the typical diagram showing vector processing by a vector computer:



Architecture and Working


The functional units of a vector computer are as follows:

- IPU or instruction processing unit
- Scalar register
- Scalar processor
- Vector register
- Vector processor
- Vector instruction controller
- Vector access controller



Architecture and Working

- Both data and instructions are present in the memory at the desired memory location. The instruction processing unit i.e., IPU fetches the instruction from the memory.
- Once the instruction is fetched then IPU determines either the fetched instruction is <u>scalar</u> or <u>vector</u> in nature. If it is <u>scalar</u> in nature, then the instruction is <u>transferred</u> to the <u>scalar</u> register and then further <u>scalar</u> <u>processing</u> is performed.
- While, when the instruction is a vector in nature then it is fed to the vector instruction controller, which first decodes the vector instruction then accordingly determines the address of the vector operand present in the memory.




Architecture and Working

Then it gives a signal to the vector access controller about the demand of the respective operand. This controller then fetches the desired operand from the memory. Once the operand is fetched then it is provided to the instruction register so that it can be processed at the vector processor.

At times when multiple vector instructions are present, then the vector instruction controller provides the multiple vector instructions to the task system. And in case the task system shows that the vector task is very long then


the processor <u>divides the task</u> into <u>subvectors</u>.

These **subvectors** are fed to the <u>vector</u> <u>processor</u> that makes use of <u>several</u> <u>pipelines</u> in order to <u>execute the instruction</u> over the operand fetched from the memory <u>at the same time</u>. The various vector <u>instructions are scheduled</u> by the **vector** <u>instruction controller</u>.



Classification

The classification of vector processor relies on the ability of vector formation as well as the presence of vector instruction for processing. So, depending on these criteria, vector processing is classified as follows:



Classification

Register to Register Architecture

☐ This architecture is highly used in <u>vector computers</u>. As in this architecture, the <u>fetching</u> of the <u>operand or previous results</u> indirectly takes place <u>through the main memory by the use of registers</u>.


Memory to Memory Architecture

☐ Here, the <u>operands or the results</u> are directly <u>fetched from the memory despite using registers</u>.

- Array processor performs computation on large arrays of data. They are used to improve the performance of the computer.
- Two different types of processor
 - Attached array processors
 - SIMD array processors


Attached array processors

An attached array processor is a processor which is <u>attached to a general purpose computer</u> and its purpose is to enhance and improve the performance of that computer in numerical computational tasks. It achieves high performance by means of parallel processing with multiple functional units.



SIMD array processors

SIMD is the organization of a single computer containing multiple processors operating in parallel. The processing units are made to operate under the control of a common control unit, thus providing a single instruction stream and multiple data streams. A general block diagram of an array processor is shown below.



SIMD array processors

It contains a set of <u>identical</u> processing elements (PE's), each of which is having a local memory M. Each processor element includes an ALU and registers. The master control unit <u>controls</u> all the operations of the <u>processor elements</u>. It also decodes the instructions and determines how the instruction is to be executed.

The main memory is used for <u>storing the program</u>. The <u>control unit</u> is responsible for <u>fetching</u> the instructions. Vector <u>instructions</u> are <u>sent to all PE</u>'s simultaneously and <u>results</u> are returned to the <u>memory</u>.

The best known SIMD array processor is the ILLIAC IV computer developed by the Burroughs corps. SIMD processors are highly specialized computers. They are only suitable for numerical problems that can be expressed in vector or matrix form and they are not suitable for other types of computations.

Why use the Array Processor?

- Array processors <u>increases</u> the overall instruction <u>processing</u> speed.
- As most of the Array processors operates asynchronously from the host CPU, hence it improves the overall capacity of the system.
- Array Processors has its own local memory, hence providing extra memory for systems with low memory.

Questions

Thanks a lot!