

8

7

6

5

4

3

DWG NO92-105229-01SHT138REV A0

1

THIS DOCUMENT CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF CISCO SYSTEMS. NO PART OF THIS DOCUMENT MAY BE DISCLOSED TO THIRD PARTIES WITHOUT THE PRIOR WRITTEN CONSENT OF CISCO SYSTEMS.

REVISION

REV	ECO	DESCRIPTION	APPROVALS		
			DFTG	CHK	APVD
A0	EA597057	RELEASE TO PRODUCTION	DD	DD	DD

1RU SUNDOWN1 MIN FW1201 ASIC

48-PORTS SFP+ AND 6-PORTS QSFP

MFG PART NUMBERS

AN1

SNPNLBL

VISHAY BOM

REV	DATE	DESCRIPTION
P2		VRM CHANGES + OSC DUAL FOOTPRINT DUE TO SUPPLY SHORTAGE
A0	05/26/2022	RELEASE TO PRODUCTION

SUPERFUZZ

NEW SUNDOWN1 FW1201 AND NEW PID

BOM NUMBER73-102931-01

SCHEMATIC NUMBER92-105229-01


FAB NUMBER28-102746-01


ASSY PROCEDURE61-106157-01


ASSY NUMBER60-105172-01


QTY REQD		PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION		MATERIAL SPECIFICATION				
UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONDECIMANGLES ±.xx ±.01 ±.xxx ±.005		APPROVALS		DATE	<div><div></div><div>CISCO</div></div> <div>TITLE:<div>1 RU TOR ELYSIAN/SUPERFUZZ</div><div>48 SFP28 AND 6 QSFP28 PORTS</div></div>				
		DRAWN BY TUAN PHAM		05/26/22					
		CAD HAIYAN LIU		05/26/22					
		MECH HARVEY YANG		05/26/22					
		ENGR TUAN PHAM		05/26/22					
NEXT ASSY	USED ON	FINISH		MFG KUN	05/26/22	SIZE B	CLASS CODE	DWG. NO.	REV A0
APPLICATION		DO NOT SCALE DWG		TEST	05/26/22	SCALE	DATE: Tue May 3 15:26:06 2022		1 OF 138

	8	7	6	5	4	3	2	1																																																																																																																														
D	<table><tr><th colspan="2">TABLE OF CONTENTS</th></tr><tr><td>1</td><td>TITLE PAGE</td></tr><tr><td>3</td><td>BLOCK DIAGRAM</td></tr><tr><td>4</td><td>DATA CARD CONNECTOR</td></tr><tr><td>5</td><td>SYSTEM POWER CONNECTOR</td></tr><tr><td>6</td><td>POWER LEDS, HEADERS</td></tr><tr><td>7</td><td>MIFPGA: BANK 3, MIROM1, JTAG HDR</td></tr><tr><td>8</td><td>MIFPGA: BANK 5B &amp; 6A</td></tr><tr><td>9</td><td>MIFPGA: BANK 4A &amp; 5A</td></tr><tr><td>10</td><td>MIFPGA: BANK 7 &amp; 8, DBG HDR/LEDS</td></tr><tr><td>11</td><td>MIFPGA: CONFIG, REFCLK, SERDES</td></tr><tr><td>12</td><td>MIFPGA: POWER &amp; GROUND</td></tr><tr><td>13</td><td>IO EXPANDER CPLD 1</td></tr><tr><td>14</td><td>IO EXPANDER CPLD 2</td></tr><tr><td>15</td><td>IO EXPANDER CPLD 3</td></tr><tr><td>16</td><td>IO EXPANDER CPLD 4</td></tr><tr><td rowspan="10">C</td><td>17</td><td>ACT2,IDPROM</td></tr><tr><td>18</td><td>RFID, SIROM, TEMP SENSOR</td></tr><tr><td>19</td><td>MTG HOLES</td></tr><tr><td>20</td><td>SUNDOWN PORTS</td></tr><tr><td>21</td><td>SUNDOWN1 PCIE \ CLK</td></tr><tr><td>22</td><td>SUNDOWN POWER JTAG</td></tr><tr><td>23</td><td>SNDN IO LEVEL SHIFTER</td></tr><tr><td>24</td><td>SUNDOWN1 GPIO / MISC</td></tr><tr><td>25</td><td>RETIMER SFP &lt;15:0&gt;</td></tr><tr><td>26</td><td>RETIMER SFP &lt;31:16&gt;</td></tr><tr><td rowspan="10">B</td><td>27</td><td>RETIMER SFP &lt;47:32&gt;</td></tr><tr><td>28</td><td>RETIMER QSFP &lt;3:0&gt;</td></tr><tr><td>29</td><td>RETIMER QSFP &lt;5:4&gt;</td></tr><tr><td>30</td><td>CLOCK BLOCK DIAGRAM</td></tr><tr><td>31</td><td>ASIC CLOCKS</td></tr><tr><td>32</td><td>CLK156M25 AND CLK212M ASIC</td></tr><tr><td>33</td><td>CLK156M25 RETIMER</td></tr><tr><td>34</td><td>SYNCE PLL</td></tr><tr><td>35</td><td>SYNCE PLL POWER</td></tr><tr><td>36</td><td>103M JITTER ATTENUATOR</td></tr><tr><td rowspan="10">A</td><td>37</td><td>TOD PORT</td></tr><tr><td>38</td><td>GNSS CONNECTOR</td></tr><tr><td>39</td><td>GNSS POWER</td></tr><tr><td>40</td><td>ASIC CLOCK BUF</td></tr><tr><td>41</td><td>SFP SERDES MAPPING &lt;15:0&gt;</td></tr><tr><td>42</td><td>SFP SERDES MAPPING &lt;31:16&gt;</td></tr><tr><td>43</td><td>SFP SERDES MAPPING &lt;47:32&gt;</td></tr><tr><td>44</td><td>QSFP SERDES MAPPING &lt;3:0&gt;</td></tr><tr><td>45</td><td>QSFP SERDES MAPPING &lt;5:4&gt;</td></tr><tr><td>46</td><td>CLK BUF SHIFT REG</td></tr><tr><td rowspan="10"></td><td>47</td><td>SFP TX RATE SEL (0..47) SHIFT REG</td></tr><tr><td>48</td><td>SFP RX RATE SEL (0..47) SHIFT REG</td></tr><tr><td>49</td><td>SFP+ HIERARCHY INSTANCIATION</td></tr><tr><td>50</td><td>QSFP+ UPLINK PORT</td></tr><tr><td>51</td><td>PWR, SUBDESIGNS/3P3V/3P3_SFP/5V</td></tr><tr><td>52</td><td>PWR, SUNDOWN1 POWER</td></tr><tr><td>53</td><td>PWR, A DOMAIN,P1V8</td></tr></table>																	TABLE OF CONTENTS		1	TITLE PAGE	3	BLOCK DIAGRAM	4	DATA CARD CONNECTOR	5	SYSTEM POWER CONNECTOR	6	POWER LEDS, HEADERS	7	MIFPGA: BANK 3, MIROM1, JTAG HDR	8	MIFPGA: BANK 5B & 6A	9	MIFPGA: BANK 4A & 5A	10	MIFPGA: BANK 7 & 8, DBG HDR/LEDS	11	MIFPGA: CONFIG, REFCLK, SERDES	12	MIFPGA: POWER & GROUND	13	IO EXPANDER CPLD 1	14	IO EXPANDER CPLD 2	15	IO EXPANDER CPLD 3	16	IO EXPANDER CPLD 4	C	17	ACT2,IDPROM	18	RFID, SIROM, TEMP SENSOR	19	MTG HOLES	20	SUNDOWN PORTS	21	SUNDOWN1 PCIE \ CLK	22	SUNDOWN POWER JTAG	23	SNDN IO LEVEL SHIFTER	24	SUNDOWN1 GPIO / MISC	25	RETIMER SFP <15:0>	26	RETIMER SFP <31:16>	B	27	RETIMER SFP <47:32>	28	RETIMER QSFP <3:0>	29	RETIMER QSFP <5:4>	30	CLOCK BLOCK DIAGRAM	31	ASIC CLOCKS	32	CLK156M25 AND CLK212M ASIC	33	CLK156M25 RETIMER	34	SYNCE PLL	35	SYNCE PLL POWER	36	103M JITTER ATTENUATOR	A	37	TOD PORT	38	GNSS CONNECTOR	39	GNSS POWER	40	ASIC CLOCK BUF	41	SFP SERDES MAPPING <15:0>	42	SFP SERDES MAPPING <31:16>	43	SFP SERDES MAPPING <47:32>	44	QSFP SERDES MAPPING <3:0>	45	QSFP SERDES MAPPING <5:4>	46	CLK BUF SHIFT REG		47	SFP TX RATE SEL (0..47) SHIFT REG	48	SFP RX RATE SEL (0..47) SHIFT REG	49	SFP+ HIERARCHY INSTANCIATION	50	QSFP+ UPLINK PORT	51	PWR, SUBDESIGNS/3P3V/3P3_SFP/5V	52	PWR, SUNDOWN1 POWER	53	PWR, A DOMAIN,P1V8							
	TABLE OF CONTENTS																																																																																																																																					
	1	TITLE PAGE																																																																																																																																				
	3	BLOCK DIAGRAM																																																																																																																																				
	4	DATA CARD CONNECTOR																																																																																																																																				
	5	SYSTEM POWER CONNECTOR																																																																																																																																				
	6	POWER LEDS, HEADERS																																																																																																																																				
	7	MIFPGA: BANK 3, MIROM1, JTAG HDR																																																																																																																																				
	8	MIFPGA: BANK 5B & 6A																																																																																																																																				
	9	MIFPGA: BANK 4A & 5A																																																																																																																																				
10	MIFPGA: BANK 7 & 8, DBG HDR/LEDS																																																																																																																																					
11	MIFPGA: CONFIG, REFCLK, SERDES																																																																																																																																					
12	MIFPGA: POWER & GROUND																																																																																																																																					
13	IO EXPANDER CPLD 1																																																																																																																																					
14	IO EXPANDER CPLD 2																																																																																																																																					
15	IO EXPANDER CPLD 3																																																																																																																																					
16	IO EXPANDER CPLD 4																																																																																																																																					
C	17	ACT2,IDPROM																																																																																																																																				
	18	RFID, SIROM, TEMP SENSOR																																																																																																																																				
	19	MTG HOLES																																																																																																																																				
	20	SUNDOWN PORTS																																																																																																																																				
	21	SUNDOWN1 PCIE \ CLK																																																																																																																																				
	22	SUNDOWN POWER JTAG																																																																																																																																				
	23	SNDN IO LEVEL SHIFTER																																																																																																																																				
	24	SUNDOWN1 GPIO / MISC																																																																																																																																				
	25	RETIMER SFP <15:0>																																																																																																																																				
	26	RETIMER SFP <31:16>																																																																																																																																				
B	27	RETIMER SFP <47:32>																																																																																																																																				
	28	RETIMER QSFP <3:0>																																																																																																																																				
	29	RETIMER QSFP <5:4>																																																																																																																																				
	30	CLOCK BLOCK DIAGRAM																																																																																																																																				
	31	ASIC CLOCKS																																																																																																																																				
	32	CLK156M25 AND CLK212M ASIC																																																																																																																																				
	33	CLK156M25 RETIMER																																																																																																																																				
	34	SYNCE PLL																																																																																																																																				
	35	SYNCE PLL POWER																																																																																																																																				
	36	103M JITTER ATTENUATOR																																																																																																																																				
A	37	TOD PORT																																																																																																																																				
	38	GNSS CONNECTOR																																																																																																																																				
	39	GNSS POWER																																																																																																																																				
	40	ASIC CLOCK BUF																																																																																																																																				
	41	SFP SERDES MAPPING <15:0>																																																																																																																																				
	42	SFP SERDES MAPPING <31:16>																																																																																																																																				
	43	SFP SERDES MAPPING <47:32>																																																																																																																																				
	44	QSFP SERDES MAPPING <3:0>																																																																																																																																				
	45	QSFP SERDES MAPPING <5:4>																																																																																																																																				
	46	CLK BUF SHIFT REG																																																																																																																																				
	47	SFP TX RATE SEL (0..47) SHIFT REG																																																																																																																																				
	48	SFP RX RATE SEL (0..47) SHIFT REG																																																																																																																																				
	49	SFP+ HIERARCHY INSTANCIATION																																																																																																																																				
	50	QSFP+ UPLINK PORT																																																																																																																																				
	51	PWR, SUBDESIGNS/3P3V/3P3_SFP/5V																																																																																																																																				
	52	PWR, SUNDOWN1 POWER																																																																																																																																				
	53	PWR, A DOMAIN,P1V8																																																																																																																																				
	D	<table><tr><th colspan="2">TABLE OF CONTENTS</th></tr><tr><td>54</td><td>PWR, RETIMER DVDD AVDD</td></tr><tr><td>55</td><td>PWR, RETIMER P2V5RT</td></tr><tr><td>56</td><td>STATUS AND ENV LEDS</td></tr><tr><td>57</td><td>JTAG HEADER\BUFFER</td></tr><tr><td>58</td><td>JTAG HEADER\BUFFER 2</td></tr><tr><td>59</td><td>(SUNDOWN1) TITLE PAGE</td></tr><tr><td>61</td><td>(SUNDOWN1) SNDN_HS0_TO_HS8 _N S0</td></tr><tr><td>62</td><td>(SUNDOWN1) SNDN_HS9_TO_HS17 _N S0</td></tr><tr><td>63</td><td>(SUNDOWN1) SNDN_PCIE_CLK_JTAG_MISC</td></tr><tr><td>64</td><td>(SUNDOWN1) SNDN STRAP OPTIONS</td></tr><tr><td>65</td><td>(SUNDOWN1) SNDN VDDA / VDDHA</td></tr><tr><td>66</td><td>(SUNDOWN1) SNDN VDD / VDDIO</td></tr><tr><td>67</td><td>(SUNDOWN1) SNDN GND</td></tr><tr><td>68</td><td>(SUNDOWN1) SNDN DECAP 1</td></tr><tr><td>69</td><td>(SUNDOWN1) SNDN DECAP 2</td></tr><tr><td>70</td><td>(SUNDOWN1) SNDN DECAP 3</td></tr><tr><td>71</td><td>(SUNDOWN1) TITLE PAGE</td></tr><tr><td>73</td><td>(SUNDOWN1) SNDN_HS0_TO_HS8 _N S0</td></tr><tr><td>74</td><td>(SUNDOWN1) SNDN_HS9_TO_HS17 _N S0</td></tr><tr><td>75</td><td>(SUNDOWN1) SNDN_PCIE_CLK_JTAG_MISC</td></tr><tr><td>76</td><td>(SUNDOWN1) SNDN STRAP OPTIONS</td></tr><tr><td>77</td><td>(SUNDOWN1) SNDN VDDA / VDDHA</td></tr><tr><td>78</td><td>(SUNDOWN1) SNDN VDD / VDDIO</td></tr><tr><td>79</td><td>(SUNDOWN1) SNDN GND</td></tr><tr><td>80</td><td>(SUNDOWN1) SNDN DECAP 1</td></tr><tr><td>81</td><td>(SUNDOWN1) SNDN DECAP 2</td></tr><tr><td>82</td><td>(SUNDOWN1) SNDN DECAP 3</td></tr><tr><td>83</td><td>(SUNDOWN1) TITLE PAGE</td></tr><tr><td>85</td><td>(SUNDOWN1) SNDN_HS0_TO_HS8 _N S0</td></tr><tr><td>86</td><td>(SUNDOWN1) SNDN_HS9_TO_HS17 _N S0</td></tr><tr><td>87</td><td>(SUNDOWN1) SNDN_PCIE_CLK_JTAG_MISC</td></tr><tr><td>88</td><td>(SUNDOWN1) SNDN STRAP OPTIONS</td></tr><tr><td>89</td><td>(SUNDOWN1) SNDN VDDA / VDDHA</td></tr><tr><td>90</td><td>(SUNDOWN1) SNDN VDD / VDDIO</td></tr><tr><td>91</td><td>(SUNDOWN1) SNDN GND</td></tr><tr><td>92</td><td>(SUNDOWN1) SNDN DECAP 1</td></tr><tr><td>93</td><td>(SUNDOWN1) SNDN DECAP 2</td></tr><tr><td>94</td><td>(SUNDOWN1) SNDN DECAP 3</td></tr><tr><td>95</td><td>(SUNDOWN1) TITLE PAGE</td></tr><tr><td>97</td><td>(SUNDOWN1) SNDN_HS0_TO_HS8 _N S0</td></tr><tr><td>98</td><td>(SUNDOWN1) SNDN_HS9_TO_HS17 _N S0</td></tr><tr><td>99</td><td>(SUNDOWN1) SNDN_PCIE_CLK_JTAG_MISC</td></tr><tr><td>100</td><td>(SUNDOWN1) SNDN STRAP OPTIONS</td></tr><tr><td>101</td><td>(SUNDOWN1) SNDN VDDA / VDDHA</td></tr><tr><td>102</td><td>(SUNDOWN1) SNDN VDD / VDDIO</td></tr><tr><td>103</td><td>(SUNDOWN1) SNDN GND</td></tr><tr><td>104</td><td>(SUNDOWN1) SNDN DECAP 1</td></tr><tr><td>105</td><td>(SUNDOWN1) SNDN DECAP 2</td></tr><tr><td>106</td><td>(SUNDOWN1) SNDN DECAP 3</td></tr><tr><td>107</td><td>(BEARVALLEYX2_SUB) TITLE</td></tr><tr><td>108</td><td>(BEARVALLEYX2_SUB) BEARVALLEY-1</td></tr><tr><td>109</td><td>(BEARVALLEYX2_SUB) BEARVALLEY-2</td></tr></table>																	TABLE OF CONTENTS		54	PWR, RETIMER DVDD AVDD	55	PWR, RETIMER P2V5RT	56	STATUS AND ENV LEDS	57	JTAG HEADER\BUFFER	58	JTAG HEADER\BUFFER 2	59	(SUNDOWN1) TITLE PAGE	61	(SUNDOWN1) SNDN_HS0_TO_HS8 _N S0	62	(SUNDOWN1) SNDN_HS9_TO_HS17 _N S0	63	(SUNDOWN1) SNDN_PCIE_CLK_JTAG_MISC	64	(SUNDOWN1) SNDN STRAP OPTIONS	65	(SUNDOWN1) SNDN VDDA / VDDHA	66	(SUNDOWN1) SNDN VDD / VDDIO	67	(SUNDOWN1) SNDN GND	68	(SUNDOWN1) SNDN DECAP 1	69	(SUNDOWN1) SNDN DECAP 2	70	(SUNDOWN1) SNDN DECAP 3	71	(SUNDOWN1) TITLE PAGE	73	(SUNDOWN1) SNDN_HS0_TO_HS8 _N S0	74	(SUNDOWN1) SNDN_HS9_TO_HS17 _N S0	75	(SUNDOWN1) SNDN_PCIE_CLK_JTAG_MISC	76	(SUNDOWN1) SNDN STRAP OPTIONS	77	(SUNDOWN1) SNDN VDDA / VDDHA	78	(SUNDOWN1) SNDN VDD / VDDIO	79	(SUNDOWN1) SNDN GND	80	(SUNDOWN1) SNDN DECAP 1	81	(SUNDOWN1) SNDN DECAP 2	82	(SUNDOWN1) SNDN DECAP 3	83	(SUNDOWN1) TITLE PAGE	85	(SUNDOWN1) SNDN_HS0_TO_HS8 _N S0	86	(SUNDOWN1) SNDN_HS9_TO_HS17 _N S0	87	(SUNDOWN1) SNDN_PCIE_CLK_JTAG_MISC	88	(SUNDOWN1) SNDN STRAP OPTIONS	89	(SUNDOWN1) SNDN VDDA / VDDHA	90	(SUNDOWN1) SNDN VDD / VDDIO	91	(SUNDOWN1) SNDN GND	92	(SUNDOWN1) SNDN DECAP 1	93	(SUNDOWN1) SNDN DECAP 2	94	(SUNDOWN1) SNDN DECAP 3	95	(SUNDOWN1) TITLE PAGE	97	(SUNDOWN1) SNDN_HS0_TO_HS8 _N S0	98	(SUNDOWN1) SNDN_HS9_TO_HS17 _N S0	99	(SUNDOWN1) SNDN_PCIE_CLK_JTAG_MISC	100	(SUNDOWN1) SNDN STRAP OPTIONS	101	(SUNDOWN1) SNDN VDDA / VDDHA	102	(SUNDOWN1) SNDN VDD / VDDIO	103	(SUNDOWN1) SNDN GND	104	(SUNDOWN1) SNDN DECAP 1	105	(SUNDOWN1) SNDN DECAP 2	106	(SUNDOWN1) SNDN DECAP 3	107	(BEARVALLEYX2_SUB) TITLE	108	(BEARVALLEYX2_SUB) BEARVALLEY-1	109	(BEARVALLEYX2_SUB) BEARVALLEY-2										
		TABLE OF CONTENTS																																																																																																																																				
		54	PWR, RETIMER DVDD AVDD																																																																																																																																			
55		PWR, RETIMER P2V5RT																																																																																																																																				
56		STATUS AND ENV LEDS																																																																																																																																				
57		JTAG HEADER\BUFFER																																																																																																																																				
58		JTAG HEADER\BUFFER 2																																																																																																																																				
59		(SUNDOWN1) TITLE PAGE																																																																																																																																				
61		(SUNDOWN1) SNDN_HS0_TO_HS8 _N S0																																																																																																																																				
62		(SUNDOWN1) SNDN_HS9_TO_HS17 _N S0																																																																																																																																				
63	(SUNDOWN1) SNDN_PCIE_CLK_JTAG_MISC																																																																																																																																					
64	(SUNDOWN1) SNDN STRAP OPTIONS																																																																																																																																					
65	(SUNDOWN1) SNDN VDDA / VDDHA																																																																																																																																					
66	(SUNDOWN1) SNDN VDD / VDDIO																																																																																																																																					
67	(SUNDOWN1) SNDN GND																																																																																																																																					
68	(SUNDOWN1) SNDN DECAP 1																																																																																																																																					
69	(SUNDOWN1) SNDN DECAP 2																																																																																																																																					
70	(SUNDOWN1) SNDN DECAP 3																																																																																																																																					
71	(SUNDOWN1) TITLE PAGE																																																																																																																																					
73	(SUNDOWN1) SNDN_HS0_TO_HS8 _N S0																																																																																																																																					
74	(SUNDOWN1) SNDN_HS9_TO_HS17 _N S0																																																																																																																																					
75	(SUNDOWN1) SNDN_PCIE_CLK_JTAG_MISC																																																																																																																																					
76	(SUNDOWN1) SNDN STRAP OPTIONS																																																																																																																																					
77	(SUNDOWN1) SNDN VDDA / VDDHA																																																																																																																																					
78	(SUNDOWN1) SNDN VDD / VDDIO																																																																																																																																					
79	(SUNDOWN1) SNDN GND																																																																																																																																					
80	(SUNDOWN1) SNDN DECAP 1																																																																																																																																					
81	(SUNDOWN1) SNDN DECAP 2																																																																																																																																					
82	(SUNDOWN1) SNDN DECAP 3																																																																																																																																					
83	(SUNDOWN1) TITLE PAGE																																																																																																																																					
85	(SUNDOWN1) SNDN_HS0_TO_HS8 _N S0																																																																																																																																					
86	(SUNDOWN1) SNDN_HS9_TO_HS17 _N S0																																																																																																																																					
87	(SUNDOWN1) SNDN_PCIE_CLK_JTAG_MISC																																																																																																																																					
88	(SUNDOWN1) SNDN STRAP OPTIONS																																																																																																																																					
89	(SUNDOWN1) SNDN VDDA / VDDHA																																																																																																																																					
90	(SUNDOWN1) SNDN VDD / VDDIO																																																																																																																																					
91	(SUNDOWN1) SNDN GND																																																																																																																																					
92	(SUNDOWN1) SNDN DECAP 1																																																																																																																																					
93	(SUNDOWN1) SNDN DECAP 2																																																																																																																																					
94	(SUNDOWN1) SNDN DECAP 3																																																																																																																																					
95	(SUNDOWN1) TITLE PAGE																																																																																																																																					
97	(SUNDOWN1) SNDN_HS0_TO_HS8 _N S0																																																																																																																																					
98	(SUNDOWN1) SNDN_HS9_TO_HS17 _N S0																																																																																																																																					
99	(SUNDOWN1) SNDN_PCIE_CLK_JTAG_MISC																																																																																																																																					
100	(SUNDOWN1) SNDN STRAP OPTIONS																																																																																																																																					
101	(SUNDOWN1) SNDN VDDA / VDDHA																																																																																																																																					
102	(SUNDOWN1) SNDN VDD / VDDIO																																																																																																																																					
103	(SUNDOWN1) SNDN GND																																																																																																																																					
104	(SUNDOWN1) SNDN DECAP 1																																																																																																																																					
105	(SUNDOWN1) SNDN DECAP 2																																																																																																																																					
106	(SUNDOWN1) SNDN DECAP 3																																																																																																																																					
107	(BEARVALLEYX2_SUB) TITLE																																																																																																																																					
108	(BEARVALLEYX2_SUB) BEARVALLEY-1																																																																																																																																					
109	(BEARVALLEYX2_SUB) BEARVALLEY-2																																																																																																																																					
D	<table><tr><th colspan="2">TABLE OF CONTENTS</th></tr><tr><td>110</td><td>(BEARVALLEYX2_SUB) BEARVALLEY-3</td></tr><tr><td>111</td><td>(BEARVALLEYX2_SUB) BEARVALLEY-4</td></tr><tr><td>112</td><td>(BEARVALLEYX2_SUB) TITLE</td></tr><tr><td>113</td><td>(BEARVALLEYX2_SUB) BEARVALLEY-1</td></tr><tr><td>114</td><td>(BEARVALLEYX2_SUB) BEARVALLEY-2</td></tr><tr><td>115</td><td>(BEARVALLEYX2_SUB) BEARVALLEY-3</td></tr><tr><td>116</td><td>(BEARVALLEYX2_SUB) BEARVALLEY-4</td></tr><tr><td>117</td><td>(BEARVALLEYX2_SUB) TITLE</td></tr><tr><td>118</td><td>(BEARVALLEYX2_SUB) BEARVALLEY-1</td></tr><tr><td>119</td><td>(BEARVALLEYX2_SUB) BEARVALLEY-2</td></tr><tr><td>120</td><td>(BEARVALLEYX2_SUB) BEARVALLEY-3</td></tr><tr><td>121</td><td>(BEARVALLEYX2_SUB) BEARVALLEY-4</td></tr><tr><td>122</td><td>(BEARVALLEYX2_SUB) TITLE</td></tr><tr><td>123</td><td>(BEARVALLEYX2_SUB) BEARVALLEY-1</td></tr><tr><td>124</td><td>(BEARVALLEYX2_SUB) BEARVALLEY-2</td></tr><tr><td>125</td><td>(BEARVALLEYX2_SUB) BEARVALLEY-3</td></tr><tr><td>126</td><td>(BEARVALLEYX2_SUB) BEARVALLEY-4</td></tr><tr><td>127</td><td>(BEARVALLEY_SUB) TITLE</td></tr><tr><td>128</td><td>(BEARVALLEY_SUB) BEARVALLEY-1</td></tr><tr><td>129</td><td>(BEARVALLEY_SUB) BEARVALLEY-2</td></tr><tr><td>130</td><td>(5V2_XV) CONTROLLER</td></tr><tr><td>131</td><td>(SFP2X12_SUB) TITLE</td></tr><tr><td>132</td><td>(SFP2X12_SUB) PORT 0-3</td></tr><tr><td>133</td><td>(SFP2X12_SUB) PORT 4-7</td></tr><tr><td>134</td><td>(SFP2X12_SUB) PORT 8-11</td></tr><tr><td>135</td><td>(SFP2X12_SUB) PORT 12-15</td></tr><tr><td>136</td><td>(SFP2X12_SUB) PORT 16-19</td></tr><tr><td>137</td><td>(SFP2X12_SUB) PORT 20-23</td></tr><tr><td>138</td><td>(SFP2X12_SUB) TITLE</td></tr><tr><td>139</td><td>(SFP2X12_SUB) PORT 0-3</td></tr><tr><td>140</td><td>(SFP2X12_SUB) PORT 4-7</td></tr><tr><td>141</td><td>(SFP2X12_SUB) PORT 8-11</td></tr><tr><td>142</td><td>(SFP2X12_SUB) PORT 12-15</td></tr><tr><td>143</td><td>(SFP2X12_SUB) PORT 16-19</td></tr><tr><td>144</td><td>(SFP2X12_SUB) PORT 20-23</td></tr><tr><td>145</td><td>(QSFP_SUB) QSFP PORT 1-2</td></tr><tr><td>146</td><td>(QSFP_SUB) QSFP PORT 1-2</td></tr><tr><td>147</td><td>(QSFP_SUB) QSFP PORT 1-2</td></tr><tr><td>161</td><td>(FPGA3RAIL_9A_3A_3A) CONTROLLER</td></tr><tr><td>164</td><td>(MP_PS_LV) MULTI-PHASE POWER STAGE</td></tr><tr><td>165</td><td>(MP_PS_LV) MULTI-PHASE POWER STAGE</td></tr><tr><td>166</td><td>(MP_PS_LV) MULTI-PHASE POWER STAGE</td></tr><tr><td>167</td><td>(MP_PS_LV) MULTI-PHASE POWER STAGE</td></tr><tr><td>168</td><td>(MP_PS_LV) MULTI-PHASE POWER STAGE</td></tr><tr><td>169</td><td>(MP_PS_LV) MULTI-PHASE POWER STAGE</td></tr><tr><td>170</td><td>(MP_PS_LV) MULTI-PHASE POWER STAGE</td></tr><tr><td>171</td><td>(MP_PS_LV) MULTI-PHASE POWER STAGE</td></tr><tr><td>172</td><td>(MP_PS_LV) MULTI-PHASE POWER STAGE</td></tr><tr><td>173</td><td>(MP_PS_LV) MULTI-PHASE POWER STAGE</td></tr><tr><td>174</td><td>(MP_PS_LV) MULTI-PHASE POWER STAGE</td></tr></table>																	TABLE OF CONTENTS		110	(BEARVALLEYX2_SUB) BEARVALLEY-3	111	(BEARVALLEYX2_SUB) BEARVALLEY-4	112	(BEARVALLEYX2_SUB) TITLE	113	(BEARVALLEYX2_SUB) BEARVALLEY-1	114	(BEARVALLEYX2_SUB) BEARVALLEY-2	115	(BEARVALLEYX2_SUB) BEARVALLEY-3	116	(BEARVALLEYX2_SUB) BEARVALLEY-4	117	(BEARVALLEYX2_SUB) TITLE	118	(BEARVALLEYX2_SUB) BEARVALLEY-1	119	(BEARVALLEYX2_SUB) BEARVALLEY-2	120	(BEARVALLEYX2_SUB) BEARVALLEY-3	121	(BEARVALLEYX2_SUB) BEARVALLEY-4	122	(BEARVALLEYX2_SUB) TITLE	123	(BEARVALLEYX2_SUB) BEARVALLEY-1	124	(BEARVALLEYX2_SUB) BEARVALLEY-2	125	(BEARVALLEYX2_SUB) BEARVALLEY-3	126	(BEARVALLEYX2_SUB) BEARVALLEY-4	127	(BEARVALLEY_SUB) TITLE	128	(BEARVALLEY_SUB) BEARVALLEY-1	129	(BEARVALLEY_SUB) BEARVALLEY-2	130	(5V2_XV) CONTROLLER	131	(SFP2X12_SUB) TITLE	132	(SFP2X12_SUB) PORT 0-3	133	(SFP2X12_SUB) PORT 4-7	134	(SFP2X12_SUB) PORT 8-11	135	(SFP2X12_SUB) PORT 12-15	136	(SFP2X12_SUB) PORT 16-19	137	(SFP2X12_SUB) PORT 20-23	138	(SFP2X12_SUB) TITLE	139	(SFP2X12_SUB) PORT 0-3	140	(SFP2X12_SUB) PORT 4-7	141	(SFP2X12_SUB) PORT 8-11	142	(SFP2X12_SUB) PORT 12-15	143	(SFP2X12_SUB) PORT 16-19	144	(SFP2X12_SUB) PORT 20-23	145	(QSFP_SUB) QSFP PORT 1-2	146	(QSFP_SUB) QSFP PORT 1-2	147	(QSFP_SUB) QSFP PORT 1-2	161	(FPGA3RAIL_9A_3A_3A) CONTROLLER	164	(MP_PS_LV) MULTI-PHASE POWER STAGE	165	(MP_PS_LV) MULTI-PHASE POWER STAGE	166	(MP_PS_LV) MULTI-PHASE POWER STAGE	167	(MP_PS_LV) MULTI-PHASE POWER STAGE	168	(MP_PS_LV) MULTI-PHASE POWER STAGE	169	(MP_PS_LV) MULTI-PHASE POWER STAGE	170	(MP_PS_LV) MULTI-PHASE POWER STAGE	171	(MP_PS_LV) MULTI-PHASE POWER STAGE	172	(MP_PS_LV) MULTI-PHASE POWER STAGE	173	(MP_PS_LV) MULTI-PHASE POWER STAGE	174	(MP_PS_LV) MULTI-PHASE POWER STAGE															
	TABLE OF CONTENTS																																																																																																																																					
	110	(BEARVALLEYX2_SUB) BEARVALLEY-3																																																																																																																																				
	111	(BEARVALLEYX2_SUB) BEARVALLEY-4																																																																																																																																				
	112	(BEARVALLEYX2_SUB) TITLE																																																																																																																																				
	113	(BEARVALLEYX2_SUB) BEARVALLEY-1																																																																																																																																				
	114	(BEARVALLEYX2_SUB) BEARVALLEY-2																																																																																																																																				
	115	(BEARVALLEYX2_SUB) BEARVALLEY-3																																																																																																																																				
	116	(BEARVALLEYX2_SUB) BEARVALLEY-4																																																																																																																																				
	117	(BEARVALLEYX2_SUB) TITLE																																																																																																																																				
118	(BEARVALLEYX2_SUB) BEARVALLEY-1																																																																																																																																					
119	(BEARVALLEYX2_SUB) BEARVALLEY-2																																																																																																																																					
120	(BEARVALLEYX2_SUB) BEARVALLEY-3																																																																																																																																					
121	(BEARVALLEYX2_SUB) BEARVALLEY-4																																																																																																																																					
122	(BEARVALLEYX2_SUB) TITLE																																																																																																																																					
123	(BEARVALLEYX2_SUB) BEARVALLEY-1																																																																																																																																					
124	(BEARVALLEYX2_SUB) BEARVALLEY-2																																																																																																																																					
125	(BEARVALLEYX2_SUB) BEARVALLEY-3																																																																																																																																					
126	(BEARVALLEYX2_SUB) BEARVALLEY-4																																																																																																																																					
127	(BEARVALLEY_SUB) TITLE																																																																																																																																					
128	(BEARVALLEY_SUB) BEARVALLEY-1																																																																																																																																					
129	(BEARVALLEY_SUB) BEARVALLEY-2																																																																																																																																					
130	(5V2_XV) CONTROLLER																																																																																																																																					
131	(SFP2X12_SUB) TITLE																																																																																																																																					
132	(SFP2X12_SUB) PORT 0-3																																																																																																																																					
133	(SFP2X12_SUB) PORT 4-7																																																																																																																																					
134	(SFP2X12_SUB) PORT 8-11																																																																																																																																					
135	(SFP2X12_SUB) PORT 12-15																																																																																																																																					
136	(SFP2X12_SUB) PORT 16-19																																																																																																																																					
137	(SFP2X12_SUB) PORT 20-23																																																																																																																																					
138	(SFP2X12_SUB) TITLE																																																																																																																																					
139	(SFP2X12_SUB) PORT 0-3																																																																																																																																					
140	(SFP2X12_SUB) PORT 4-7																																																																																																																																					
141	(SFP2X12_SUB) PORT 8-11																																																																																																																																					
142	(SFP2X12_SUB) PORT 12-15																																																																																																																																					
143	(SFP2X12_SUB) PORT 16-19																																																																																																																																					
144	(SFP2X12_SUB) PORT 20-23																																																																																																																																					
145	(QSFP_SUB) QSFP PORT 1-2																																																																																																																																					
146	(QSFP_SUB) QSFP PORT 1-2																																																																																																																																					
147	(QSFP_SUB) QSFP PORT 1-2																																																																																																																																					
161	(FPGA3RAIL_9A_3A_3A) CONTROLLER																																																																																																																																					
164	(MP_PS_LV) MULTI-PHASE POWER STAGE																																																																																																																																					
165	(MP_PS_LV) MULTI-PHASE POWER STAGE																																																																																																																																					
166	(MP_PS_LV) MULTI-PHASE POWER STAGE																																																																																																																																					
167	(MP_PS_LV) MULTI-PHASE POWER STAGE																																																																																																																																					
168	(MP_PS_LV) MULTI-PHASE POWER STAGE																																																																																																																																					
169	(MP_PS_LV) MULTI-PHASE POWER STAGE																																																																																																																																					
170	(MP_PS_LV) MULTI-PHASE POWER STAGE																																																																																																																																					
171	(MP_PS_LV) MULTI-PHASE POWER STAGE																																																																																																																																					
172	(MP_PS_LV) MULTI-PHASE POWER STAGE																																																																																																																																					
173	(MP_PS_LV) MULTI-PHASE POWER STAGE																																																																																																																																					
174	(MP_PS_LV) MULTI-PHASE POWER STAGE																																																																																																																																					
<div>TOC</div> <div><div><div></div><div>CISCO</div></div><table><tr><td>SIZE</td><td>CLASS CODE</td><td>DWG. NO.</td><td>REV</td></tr><tr><td>B</td><td></td><td>92-105229-01</td><td>A0</td></tr><tr><td>SCALE</td><td colspan="2">DATE: Mon Jul 1 21:22:14 2019</td><td>2 OF 138</td></tr></table></div>																			SIZE	CLASS CODE	DWG. NO.	REV	B		92-105229-01	A0	SCALE	DATE: Mon Jul 1 21:22:14 2019		2 OF 138																																																																																																								
SIZE	CLASS CODE	DWG. NO.	REV																																																																																																																																			
B		92-105229-01	A0																																																																																																																																			
SCALE	DATE: Mon Jul 1 21:22:14 2019		2 OF 138																																																																																																																																			
	8	7	6	5	4	3	2	1																																																																																																																														











POWER LEDES, HEADERS




SIZE	CLASS CODE	DWG. NO.	REV
B		92-105229-01	A0
SCALE	DATE: Fri Mar 25 10:33:41 2022		6 OF 138























D

C

B


A

D


C

B

A




IO EXPANDER CPLD 1

			
SIZE B	CLASS CODE	DWG. NO. 92-105229-01	REV A0
SCALE	DATE: Fri Mar 25 10:33:46 2022		13 OF 138





SIZE <b>B</b>	CLASS CODE _____	DWG. NO. <b>92-105229-01</b>	REV <b>A0</b>
SCALE		DATE: <b>Fri Mar 25 10:33:46 2022</b>	<b>14 OF 138</b>



































D

C

B


A

D

C

B


A



SNDN IO LEVEL SHIFTER



SIZE	CLASS CODE	DWG. NO.	REV
B		92-105229-01	A0
SCALE	DATE: Fri Mar 25 10:33:40 2022	23 OF 138	



D

C

B


A

D


C

B

A



SIZE	CLASS CODE	DWG. NO.	REV
B		92-105229-01	A0
SCALE	DATE: Fri Mar 25 10:33:47 2022	25 OF 138	



SIZE	CLASS CODE	DWG. NO.	REV
B		92-105229-01	A0
SCALE	DATE: Fri Mar 25 10:33:48 2022	26 OF 138	



D

C

B


A

D


C


B


A












































8

SIZE <b>B</b>	CLASS CODE _____	DWG. NO. <b>92-105229-01</b>	REV <b>A0</b>
SCALE	DATE: Wed Jun 5 13:38:47 2019		42 OF 138











## QSFP SERDES MAPPING <5:4>




SIZE <b>B</b>	CLASS CODE _____	DWG. NO.  <b>92-105229-01</b>	REV <b>A0</b>
SCALE		DATE: Tue Apr 23 20:37:58 2019	45 OF 138











SFP RX RATE SEL (0..47) SHIFT REG



SIZE	CLASS CODE	DWG. NO.	REV
B		92-105229-01	A0
SCALE	DATE: Fri Mar 25 10:33:51 2022		48 OF 138





QSFP+ UPLINK PORT



SIZE	CLASS CODE	DWG. NO.	REV
B		92-105229-01	A0
SCALE	DATE: Thu Mar 24 15:01:14 2022		50 OF 138

## D

A

D

C

B


A

D

C

B

A




PWR, SUNDOWN1 POWER




SIZE	CLASS CODE	DWG. NO.	REV
B		92-105229-01	A0
SCALE	DATE: Fri Mar 25 10:33:47 2022	52 OF 138	












SIZE	CLASS CODE	DWG. NO.	REV
B		92-105229-01	A0
SCALE	DATE: Fri Mar 25 10:33:39 2022	55 OF 138	








SIZE	CLASS CODE	DWG. NO.	REV
B		92-105229-01	A0
SCALE	DATE: Fri Mar 25 10:33:43 2022	58 OF 138	





8

7

6


5


4


3


2

1




























THIS DOCUMENT CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF CISCO SYSTEMS. NO PART OF THIS DOCUMENT MAY BE DISCLOSED TO THIRD PARTIES WITHOUT THE PRIOR WRITTEN CONSENT OF CISCO SYSTEMS.


DWG NO		92-105229-01		SHT 138	REV A0	1		
REVISION								
REV	ECO	DESCRIPTION	APPROVALS					
			DTG	CHK	APVD			


## 2X12 SFP W/O RE-TIMER SUBDESIGN 01


## CHANGE LOG:




TITLE									
QTY REQD		PART OR IDENTIFYING NO.		NOMENCLATURE OR DESCRIPTION				MATERIAL SPECIFICATION	
UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTION DECIM ANGLES ± .xx +.01 ± 1° ± .xxx +.005		APPROVALS		DATE					
		DRAWN BY BCORDEIR							
		CAD				TITLE:  SFP 2X12 W/O RETIMER			
MATERIAL		MECH		SIZE CLASS CODE DWG. NO. REV <b>B 92-XXXX-01 A0</b>					
FINISH		ENGR BCORDEIR							
		MFG							
DO NOT SCALE DWG		TEST		SCALE		DATE: Fri May 17 11:40:52 2019		66 OF 138	






















D

C

B

A

D

C



B

A



ADDCOMP=700-26993-01

U1\_RT1\_2


SERDES HOST SIDE



SERDES LINE SIDE



PACK\_IGNORE=TRUE



JTAG


1/3


BEARVALLEY  
15-104658-01

BEARVALLEY-1





SIZE B	CLASS CODE	DWG. NO. 92-105229-01	REV A0
SCALE	DATE: Thu Nov 4 15:26:15 2021	74 OF 138	

















D

C

B


A

D

C

B


A




BEARVALLEY-3



SIZE B	CLASS CODE	DWG. NO. 92-105229-01	REV A0
SCALE	DATE: Thu Nov 4 15:26:16 2021	81 OF 138	








BEARVALLY SUBDESIGN REV05

2X BEARVALLY MODULE


CHANGES:


- 11/21/2017: REPLACE 47UF CAP (11-100179-01) WITH (11-3497-01), BOM CHANGE ONLY
- 11/27/2017: REPLACED AVDD FILTER INDUCTORS WITH LOWER DCR FERRITE BEADS TO REDUCE VOLTAGE DROP
- 05/28/2019: MLCC CAPS 11-3497-01 (47UF) TO 11-2686-02 (22UF) (USE ADDITIONAL 11-2686-02 TO COMPENSATE CAPACITANCE)  
REQUIRE CAD LAYOUT CHANGE


TITLE





SIZE	CLASS CODE	DWG. NO.	REV
B		92-105229-01	A0
SCALE		DATE: Mon Dec 21 20:28:30 2020	83 OF 138













D

C

B


A

D

C

B


A



BEARVALLEY-1



SIZE	CLASS CODE	DWG. NO.	REV
B		92-105229-01	A0
SCALE	DATE: Thu Nov 4 15:26:15 2021	89 OF 138	



D

C

B


A

D

C

B


A





















BEARVALLEY-3



SIZE B	CLASS CODE	DWG. NO. 92-105229-01	REV A0
SCALE	DATE: Thu Nov 4 15:26:16 2021	91 OF 138	








PHYAD PINS HAVE AN INTERNAL  
PULL DOWN RESISTORS AT LIST


BEARVALLEY-1



SIZE <b>B</b>	CLASS CODE _____	DWG. NO.  <b>92-105229-01</b>	REV <b>A0</b>
SCALE	DATE: Thu Nov 4 15:26:25 2021		94 OF 138








2X1 QSFP W/O RE-TIMER SUBDESIGN 01

CHANGE LOG:  
05/23/2016: COPY FROM QSFP\_2X1\_DUAL\_LED\_PWR  
CHANGED QSFP CONNECTOR TO "REVC" VERSION  
CONDENCED SUBDESIGN TO 1 PAGE  
05/2017: ADDED DUAL FOOTPRINT TO USE BELLEVUE B2B CONNECTORS  
06/2017: CHANGED SHORT PROTECTION TO SOFTSTART UPON INSERTION  
07/2017: ADD SRT FOR I2C





TOP LEDS STUFFED



QSFP PORT 1-2


SIZE B	CLASS CODE	DWG. NO. 92-105229-01	REV A0
SCALE	DATE: Fri Nov 5 15:07:38 2021	96 OF 138	






2X1 QSFP W/O RE-TIMER SUBDESIGN 01

CHANGE LOG:  
05/23/2016: COPY FROM QSFP\_2X1\_DUAL\_LED\_PWR  
CHANGED QSFP CONNECTOR TO "REVC" VERSION  
CONDENCED SUBDESIGN TO 1 PAGE  
05/2017: ADDED DUAL FOOTPRINT TO USE BELLEVUE B2B CONNECTORS  
06/2017: CHANGED SHORT PROTECTION TO SOFTSTART UPON INSERTION  
07/2017: ADD SRT FOR I2C



TOP LEDS STUFFED



QSFP PORT 1-2

SIZE B	CLASS CODE	DWG. NO. 92-105229-01	REV A0
SCALE	DATE: Fri Nov 5 15:07:38 2021	98 OF 138	



8

7

6

5

4

3

DWG NO	92-105229-01	SHT	138	REV	A0	1
REVISION						
REV	ECO	DESCRIPTION	APPROVALS			
			DFTG	CHK	APVD	

D

C

B

A

CYCLONE 5

FPGA AUX VOLTAGE RAILS

REV 01

3.3V: 15A (TPS53915)

2.5V: 3A (1 PHASE TPS54394)

1.1V: 3A (1 PHASE TPS54394)

CHANGE HISTORY:

REV01: COPY FROM CY5\_9A\_3A\_3A REV 03 SUBDESIGN. NOT FOOTPRINT COMPATIBLE

8

7

6


5

4


3

2

1

QTY REQD		PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION		MATERIAL SPECIFICATION		
UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTION DECIM ANGLES ± .xx ±.01 ±1° ± .xxx±.005		APPROVALS	DATE	<div></div> <div>TITLE:</div>			
DRAWN BY ?							
CAD ?							
MECH ?							
ENGR ?							
FINISH		MFG ?		SIZE B	CLASS CODE	DWG. NO.	REV A0
NEXT ASSY	USED ON	DO NOT SCALE DWG	TEST ?	SCALE	DATE:	100 OF 138	






8		7		6		5		4		3		1			
<div>THIS DOCUMENT CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF CISCO SYSTEMS. NO PART OF THIS DOCUMENT MAY BE DISCLOSED TO THIRD PARTIES WITHOUT THE PRIOR WRITTEN CONSENT OF CISCO SYSTEMS.</div>		<div>DWG NO92-105229-01SHT138REV A0</div>													
		REVISION													
		REV	ECO	DESCRIPTION			APPROVALS								
							DFTG	CHK	APVD						
SUNDOWN1 MIN FW1201 SUBDESIGN REV01															
01:BASED ON SUNDOWN1 SUBDESIGN REV06, WITH NEW CPN MIN FW1201.															
TITLE PAGE															
QTY REQD		PART OR IDENTIFYING NO.		NOMENCLATURE OR DESCRIPTION				MATERIAL SPECIFICATION							
UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONDECIMANGLES ±.xx+.01±1° ±.xxx+.005		DRAWN BY BEYENE LULSEGED		DATE		<div></div>									
		CAD?													
		MECH?													
		ENGR BEYENE LULSEGED													
MATERIAL				MFG?		TITLE:									
FINISH				TEST?											
NEXT ASSY		USED ON		SIZE B		CLASS CODE		DWG. NO.		REV A0					
APPLICATION		DO NOT SCALE DWG		SCALE		DATE:		102 OF 138							
8		7		6		5		4		3		2		1	







2/11  
SUNDOWN  
8-1114-01

SNDN\_HS9\_TO\_HS17 \_N S0



SIZE <b>B</b>	CLASS CODE _____	DWG. NO.  <b>92-105229-01</b>	REV <b>A0</b>
SCALE	DATE: Thu Mar 24 15:00:50 2022		105 OF 138

D

C

B


A

D

C

B

A




SNDN\_PCIE\_CLK\_JTAG\_MISC





SIZE	CLASS CODE	DWG. NO.	REV
B		92-105229-01	A0
SCALE	DATE: Thu Mar 24 15:00:50 2022	106 OF 138	



























SIZE <b>B</b>	CLASS CODE _____	DWG. NO.  <b>92-105229-01</b>	REV <b>A0</b>
SCALE	DATE: Thu Mar 24 15:00:58 2022		114 OF 138


# ACADIA MULTI-PHASE 6+1 POWER STAGE MACRO

NOTE:SELECT INFINEON,FAIRCHILD OR TI IN THE VARIANT



SIZE	CLASS CODE	DWG. NO.	REV
B		92-105229-01	A0
SCALE	DATE: Thu Mar 24 15:00:59 2022	115 OF 138	

# MULTI-PHASE POWER STAGE\_LV



MULTI-PHASE POWER STAGE



SIZE B	CLASS CODE	DWG. NO. 92-105229-01	REV A0
SCALE	DATE: Thu Mar 24 15:00:49 2022	116 OF 138	


## D



B

A

# MULTI-PHASE POWER STAGE\_LV



MULTI-PHASE POWER STAGE



SIZE B	CLASS CODE	DWG. NO. 92-105229-01	REV A0
SCALE	DATE: Thu Mar 24 15:00:49 2022	118 OF 138	




## D



B

A

# MULTI-PHASE POWER STAGE\_LV



MULTI-PHASE POWER STAGE



SIZE B	CLASS CODE	DWG. NO. 92-105229-01	REV A0
SCALE	DATE: Thu Mar 24 15:00:49 2022	120 OF 138	

## D



B

A

## D




B

A


# ACADIA MULTI-PHASE 1+1 POWER STAGE MACRO

NOTE: SELECT INFINEON, FAIRCHILD OR TI IN THE VARIANT  
PLACE C217, C218 CLOSE TO EACH POWER STAGE



SIZE	CLASS CODE	DWG. NO.	REV
B		92-105229-01	A0
SCALE	DATE: Thu Mar 24 15:00:57 2022	123 OF 138	

# MULTI-PHASE POWER STAGE\_LV




MULTI-PHASE POWER STAGE



SIZE B	CLASS CODE	DWG. NO. 92-105229-01	REV A0
SCALE	DATE: Thu Mar 24 15:00:49 2022	124 OF 138	



# MULTI-PHASE POWER STAGE\_LV




MULTI-PHASE POWER STAGE



SIZE B	CLASS CODE	DWG. NO. 92-105229-01	REV A0
SCALE	DATE: Thu Mar 24 15:00:49 2022	125 OF 138	


# ACADIA MULTI-PHASE 1+1 POWER STAGE MACRO

NOTE: SELECT INFINEON, FAIRCHILD OR TI IN THE VARIANT  
PLACE C217, C218 CLOSE TO EACH POWER STAGE



SIZE	CLASS CODE	DWG. NO.	REV
B		92-105229-01	A0
SCALE	DATE: Thu Mar 24 15:00:57 2022	126 OF 138	

# MULTI-PHASE POWER STAGE\_LV




MULTI-PHASE POWER STAGE



SIZE	CLASS CODE	DWG. NO.	REV
B		92-105229-01	A0
SCALE	DATE: Thu Mar 24 15:00:49 2022	127 OF 138	

# MULTI-PHASE POWER STAGE\_LV



MULTI-PHASE POWER STAGE



SIZE	CLASS CODE	DWG. NO.	REV
B		92-105229-01	A0
SCALE	DATE: Thu Mar 24 15:00:49 2022	128 OF 138	

VISHAY SIC450 AND ONSEMI FAN251030 2.5V-3.3V/30A DUAL BOM VR



VOUT SET RESISTOR

ONSEMI		VISHAY	
VSET Resistor Value (kΩ)	V <sub>OUT</sub> Preset value (V)	OUTPUT VOLTAGE SETTINGS	
		VSET RESISTOR (kΩ)	V <sub>OUT</sub> (V)
Short	0.6	0.845	0.60
0.845	0.6	1.30	0.90
1.3	0.9	1.78	0.95
1.78	0.95	2.32	1.00
2.32	1	2.87	1.05
2.87	1.05	3.48	1.20
3.48	1.2	4.12	1.25
4.12	1.25	4.75	1.50
4.75	1.5	5.49	1.80
5.49	1.8	6.19	2.10
6.19	2.1	6.98	2.50
6.98	2.5	7.87	3.30
7.87	3.3	8.87	5.00
8.87	5	11.0	12.00
10 & greater value	0.8		

BASE ADDRESS OFFSET RESISTOR

ONSEMI (REGISTER C9H, DEFAULT 40H)		
Table 1. PMBUS™ ADDRESS SETTING		
ADDR Resistor Value (kΩ)	Offset Address (h)	PMBUS Address (h)
0.845	00	Base+00
1.3	01	Base+01
1.78	02	Base+02
2.32	03	Base+03
2.87	04	Base+04
3.48	05	Base+05
4.12	06	Base+06
4.75	07	Base+07
5.49	08	Base+08
6.19	09	Base+09
6.98	0A	Base+0A
7.87	0B	Base+0B
8.87	0C	Base+0C
10	0D	Base+0D

VISHAY(REGISTER D7H, DEFAULT 10H)				
MFR_BASE_ADDRESS				
CONNECTION	ADDRESS	HEX [3 : 0]	NVM [6 : 4]	BIN [6 : 0]
0.845K	1	0	001b	0010 000b
1.3K	2	1	001b	0010 001b
1.78K	3	2	001b	0010 010b
2.32K	4	3	001b	0010 011b
2.87K	5	4	001b	0010 100b
3.48K	6	5	001b	0010 101b
4.12K	7	6	001b	0010 110b
4.75K	8	7	001b	0010 111b
5.49K	9	8	001b	0011 000b
6.19K	10	9	001b	0011 001b
6.98K	11	A	001b	0011 010b
7.87K	12	B	001b	0011 011b
8.87K	13	C	001b	0011 100b
10K	14	D	001b	0011 101b
11K	15	E	001b	0011 110b


VISHAY (REGISTER E2H, DEFAULT 50H)				
MFR_BASE_ADDRESS 2				
CONNECTION	ADDRESS	HEX [3 : 0]	NVM [6 : 4]	BIN [6 : 0]
0.845K	1	0	101b	1010 000b
1.3K	2	1	101b	1010 001b
1.78K	3	2	101b	1010 010b
2.32K	4	3	101b	1010 011b
2.87K	5	4	101b	1010 100b
3.48K	6	5	101b	1010 101b
4.12K	7	6	101b	1010 110b
4.75K	8	7	101b	1010 111b
5.49K	9	8	101b	1011 000b
6.19K	10	9	101b	1011 001b
6.98K	11	A	101b	1011 010b
7.87K	12	B	101b	1011 011b
8.87K	13	C	101b	1011 100b
10K	14	D	101b	1011 101b
11K	15	E	101b	1011 110b

FREQ SET RESISTOR(VISHAY ONLY)

FREQUENCY SETTINGS	
RT RESISTOR (kΩ)	FREQUENCY (kHz)
0.845	300
1.30	400
1.78	500
2.32	550
2.87	600
3.48	650
4.12	700
4.75	750
5.49	800
6.19	850
6.98	900
7.87	950
8.87	1000
10	1250
11	1500



SIC450/FAN251030 HIGH VOLTAGE 30A




STUFFING OPTIONS FOR ONSEMI VS VISHAY

	ONSEMI	VISHAY
SET VALUE OF C6 =	2.2 UF	4.7 UF
STUFF R8,R10,R12,R5,R6 C11,C14,C13	X	
STUFF R1 AND CHOOSE FSW		X
USE FB TO SET VOUT (5-1.99V ONLY)	X	
SET R2 TO 0-OHM FOR VFB = .6V		
STUFF R15 AND SET TO DESIRED VOUT		





VISHAY SIC450 AND ONSEMI FAN251030 2.5V-3.3V/30A DUAL BOM VR



VOUT SET RESISTOR

ONSEMI		VISHAY	
VSET Resistor Value (kΩ)	V <sub>OUT</sub> Preset value (V)	OUTPUT VOLTAGE SETTINGS	
		VSET RESISTOR (kΩ)	V <sub>OUT</sub> (V)
Short	0.6	0.845	0.60
0.845	0.6	1.30	0.90
1.3	0.9	1.78	0.95
1.78	0.95	2.32	1.00
2.32	1	2.87	1.05
2.87	1.05	3.48	1.20
3.48	1.2	4.12	1.25
4.12	1.25	4.75	1.50
4.75	1.5	5.49	1.80
5.49	1.8	6.19	2.10
6.19	2.1	6.98	2.50
6.98	2.5	7.87	3.30
7.87	3.3	8.87	5.00
8.87	5	11.0	12.00
10 & greater value	0.8		

BASE ADDRESS OFFSET RESISTOR

ONSEMI (REGISTER C9H, DEFAULT 40H)		
Table 1. PMBUS™ ADDRESS SETTING		
ADDR Resistor Value (kΩ)	Offset Address (h)	PMBUS Address (h)
0.845	00	Base+00
1.3	01	Base+01
1.78	02	Base+02
2.32	03	Base+03
2.87	04	Base+04
3.48	05	Base+05
4.12	06	Base+06
4.75	07	Base+07
5.49	08	Base+08
6.19	09	Base+09
6.98	0A	Base+0A
7.87	0B	Base+0B
8.87	0C	Base+0C
10	0D	Base+0D

VISHAY(REGISTER D7H, DEFAULT 10H)				
MFR_BASE_ADDRESS				
CONNECTION	ADDRESS	HEX [3 : 0]	NVM [6 : 4]	BIN [6 : 0]
0.845K	1	0	001b	0010 000b
1.3K	2	1	001b	0010 001b
1.78K	3	2	001b	0010 010b
2.32K	4	3	001b	0010 011b
2.87K	5	4	001b	0010 100b
3.48K	6	5	001b	0010 101b
4.12K	7	6	001b	0010 110b
4.75K	8	7	001b	0010 111b
5.49K	9	8	001b	0011 000b
6.19K	10	9	001b	0011 001b
6.98K	11	A	001b	0011 010b
7.87K	12	B	001b	0011 011b
8.87K	13	C	001b	0011 100b
10K	14	D	001b	0011 101b
11K	15	E	001b	0011 110b


VISHAY (REGISTER E2H, DEFAULT 50H)				
MFR_BASE_ADDRESS 2				
CONNECTION	ADDRESS	HEX [3 : 0]	NVM [6 : 4]	BIN [6 : 0]
0.845K	1	0	101b	1010 000b
1.3K	2	1	101b	1010 001b
1.78K	3	2	101b	1010 010b
2.32K	4	3	101b	1010 011b
2.87K	5	4	101b	1010 100b
3.48K	6	5	101b	1010 101b
4.12K	7	6	101b	1010 110b
4.75K	8	7	101b	1010 111b
5.49K	9	8	101b	1011 000b
6.19K	10	9	101b	1011 001b
6.98K	11	A	101b	1011 010b
7.87K	12	B	101b	1011 011b
8.87K	13	C	101b	1011 100b
10K	14	D	101b	1011 101b
11K	15	E	101b	1011 110b

FREQ SET RESISTOR(VISHAY ONLY)

FREQUENCY SETTINGS	
RT RESISTOR (kΩ)	FREQUENCY (kHz)
0.845	300
1.30	400
1.78	500
2.32	550
2.87	600
3.48	650
4.12	700
4.75	750
5.49	800
6.19	850
6.98	900
7.87	950
8.87	1000
10	1250
11	1500




SIC450/FAN251030 HIGH VOLTAGE 30A



STUFFING OPTIONS FOR ONSEMI VS VISHAY		
	ONSEMI	VISHAY
SET VALUE OF C6 =	2.2 UF	4.7 UF
STUFF R8,R10,R12,R5,R6 C11,C14,C13	X	
STUFF R1 AND CHOOSE FSW		X
USE FB TO SET VOUT (5-1.99V ONLY)	X	
SET R2 TO 0-OHM FOR VFB = .6V		
STUFF R15 AND SET TO DESIRED VOUT		



ONSEMI FAN25015 AND VISHAY SIC453 5V, 5A DUAL BOM VR



VOUT SET RESISTOR

ONSEMI		VISHAY	
VSET Resistor Value (kΩ)	V <sub>OUT</sub> Preset value (V)	OUTPUT VOLTAGE SETTINGS	
		VSET RESISTOR (kΩ)	V <sub>OUT</sub> (V)
Short	0.6	0.845	0.60
0.845	0.6	1.30	0.90
1.3	0.9	1.78	0.95
1.78	0.95	2.32	1.00
2.32	1	2.87	1.05
2.87	1.05	3.48	1.20
3.48	1.2	4.12	1.25
4.12	1.25	4.75	1.50
4.75	1.5	5.49	1.80
5.49	1.8	6.19	2.10
6.19	2.1	6.98	2.50
6.98	2.5	7.87	3.30
7.87	3.3	8.87	5.00
8.87	5	11.0	12.00
10 & greater value	0.8		

BASE ADDRESS OFFSET RESISTOR

ONSEMI (REGISTER C9H, DEFAULT 40H)		
Table 1. PMBUS™ ADDRESS SETTING		
ADDR Resistor Value (kΩ)	Offset Address (h)	PMBUS Address (h)
0.845	00	Base+00
1.3	01	Base+01
1.78	02	Base+02
2.32	03	Base+03
2.87	04	Base+04
3.48	05	Base+05
4.12	06	Base+06
4.75	07	Base+07
5.49	08	Base+08
6.19	09	Base+09
6.98	0A	Base+0A
7.87	0B	Base+0B
8.87	0C	Base+0C
10	0D	Base+0D

VISHAY(REGISTER D7H, DEFAULT 10H)				
MFR_BASE_ADDRESS				
CONNECTION	ADDRESS	HEX [3:0]	NVM [6:4]	BIN [6:0]
0.845K	1	0	001b	0010 000b
1.3K	2	1	001b	0010 001b
1.78K	3	2	001b	0010 010b
2.32K	4	3	001b	0010 011b
2.87K	5	4	001b	0010 100b
3.48K	6	5	001b	0010 101b
4.12K	7	6	001b	0010 110b
4.75K	8	7	001b	0010 111b
5.49K	9	8	001b	0011 000b
6.19K	10	9	001b	0011 001b
6.98K	11	A	001b	0011 010b
7.87K	12	B	001b	0011 011b
8.87K	13	C	001b	0011 100b
10K	14	D	001b	0011 101b
11K	15	E	001b	0011 110b

VISHAY (REGISTER E2H, DEFAULT 50H)				
MFR_BASE_ADDRESS 2				
CONNECTION	ADDRESS	HEX [3:0]	NVM [6:4]	BIN [6:0]
0.845K	1	0	101b	1010 000b
1.3K	2	1	101b	1010 001b
1.78K	3	2	101b	1010 010b
2.32K	4	3	101b	1010 011b
2.87K	5	4	101b	1010 100b
3.48K	6	5	101b	1010 101b
4.12K	7	6	101b	1010 110b
4.75K	8	7	101b	1010 111b
5.49K	9	8	101b	1011 000b
6.19K	10	9	101b	1011 001b
6.98K	11	A	101b	1011 010b
7.87K	12	B	101b	1011 011b
8.87K	13	C	101b	1011 100b
10K	14	D	101b	1011 101b
11K	15	E	101b	1011 110b

FREQ SET RESISTOR(VISHAY ONLY)

FREQUENCY SETTINGS	
RT RESISTOR (kΩ)	FREQUENCY (kHz)
0.845	300
1.30	400
1.78	500
2.32	550
2.87	600
3.48	650
4.12	700
4.75	750
5.49	800
6.19	850
6.98	900
7.87	950
8.87	1000
10	1250
11	1500




## D

B



ONSEMI FAN25015 AND VISHAY SIC453 2.5-3.3V/9A DUAL BOM VR



VOUT SET RESISTOR

ONSEMI		VISHAY	
VSET Resistor Value (kΩ)	V <sub>OUT</sub> Preset value (V)	OUTPUT VOLTAGE SETTINGS	
		VSET RESISTOR (kΩ)	V <sub>OUT</sub> (V)
Short	0.6	0.845	0.60
0.845	0.6	1.30	0.90
1.3	0.9	1.78	0.95
1.78	0.95	2.32	1.00
2.32	1	2.87	1.05
2.87	1.05	3.48	1.20
3.48	1.2	4.12	1.25
4.12	1.25	4.75	1.50
4.75	1.5	5.49	1.80
5.49	1.8	6.19	2.10
6.19	2.1	6.98	2.50
6.98	2.5	7.87	3.30
7.87	3.3	8.87	5.00
8.87	5	11.0	12.00
10 & greater value	0.8		

BASE ADDRESS OFFSET RESISTOR

ONSEMI (REGISTER C9H, DEFAULT 40H)		
Table 1. PMBUS™ ADDRESS SETTING		
ADDR Resistor Value (kΩ)	Offset Address (h)	PMBUS Address (h)
0.845	00	Base+00
1.3	01	Base+01
1.78	02	Base+02
2.32	03	Base+03
2.87	04	Base+04
3.48	05	Base+05
4.12	06	Base+06
4.75	07	Base+07
5.49	08	Base+08
6.19	09	Base+09
6.98	0A	Base+0A
7.87	0B	Base+0B
8.87	0C	Base+0C
10	0D	Base+0D

VISHAY(REGISTER D7H, DEFAULT 10H)				
MFR_BASE_ADDRESS				
CONNECTION	ADDRESS	HEX [3 : 0]	NVM [6 : 4]	BIN [6 : 0]
0.845K	1	0	001b	0010 000b
1.3K	2	1	001b	0010 001b
1.78K	3	2	001b	0010 010b
2.32K	4	3	001b	0010 011b
2.87K	5	4	001b	0010 100b
3.48K	6	5	001b	0010 101b
4.12K	7	6	001b	0010 110b
4.75K	8	7	001b	0010 111b
5.49K	9	8	001b	0011 000b
6.19K	10	9	001b	0011 001b
6.98K	11	A	001b	0011 010b
7.87K	12	B	001b	0011 011b
8.87K	13	C	001b	0011 100b
10K	14	D	001b	0011 101b
11K	15	E	001b	0011 110b

VISHAY (REGISTER E2H, DEFAULT 50H)				
MFR_BASE_ADDRESS 2				
CONNECTION	ADDRESS	HEX [3 : 0]	NVM [6 : 4]	BIN [6 : 0]
0.845K	1	0	101b	1010 000b
1.3K	2	1	101b	1010 001b
1.78K	3	2	101b	1010 010b
2.32K	4	3	101b	1010 011b
2.87K	5	4	101b	1010 100b
3.48K	6	5	101b	1010 101b
4.12K	7	6	101b	1010 110b
4.75K	8	7	101b	1010 111b
5.49K	9	8	101b	1011 000b
6.19K	10	9	101b	1011 001b
6.98K	11	A	101b	1011 010b
7.87K	12	B	101b	1011 011b
8.87K	13	C	101b	1011 100b
10K	14	D	101b	1011 101b
11K	15	E	101b	1011 110b

FREQ SET RESISTOR(VISHAY ONLY)

FREQUENCY SETTINGS	
RT RESISTOR (kΩ)	FREQUENCY (kHz)
0.845	300
1.30	400
1.78	500
2.32	550
2.87	600
3.48	650
4.12	700
4.75	750
5.49	800
6.19	850
6.98	900
7.87	950
8.87	1000
10	1250
11	1500



## D




B

A



ONSEMI FAN25015 AND VISHAY SIC453 .8V-1.8V/12A DUAL BOM VR



VOUT SET RESISTOR

ONSEMI		VISHAY	
VSET Resistor Value (kΩ)	V <sub>OUT</sub> Preset value (V)	OUTPUT VOLTAGE SETTINGS	
		VSET RESISTOR (kΩ)	V <sub>OUT</sub> (V)
Short	0.6	0.845	0.60
0.845	0.6	1.30	0.90
1.3	0.9	1.78	0.95
1.78	0.95	2.32	1.00
2.32	1	2.87	1.05
2.87	1.05	3.48	1.20
3.48	1.2	4.12	1.25
4.12	1.25	4.75	1.50
4.75	1.5	5.49	1.80
5.49	1.8	6.19	2.10
6.19	2.1	6.98	2.50
6.98	2.5	7.87	3.30
7.87	3.3	8.87	5.00
8.87	5	11.0	12.00
10 & greater value	0.8		

BASE ADDRESS OFFSET RESISTOR

ONSEMI (REGISTER C9H, DEFAULT 40H)		
Table 1. PMBUS™ ADDRESS SETTING		
ADDR Resistor Value (kΩ)	Offset Address (h)	PMBUS Address (h)
0.845	00	Base+00
1.3	01	Base+01
1.78	02	Base+02
2.32	03	Base+03
2.87	04	Base+04
3.48	05	Base+05
4.12	06	Base+06
4.75	07	Base+07
5.49	08	Base+08
6.19	09	Base+09
6.98	0A	Base+0A
7.87	0B	Base+0B
8.87	0C	Base+0C
10	0D	Base+0D

VISHAY(REGISTER D7H, DEFAULT 10H)				
MFR_BASE_ADDRESS				
CONNECTION	ADDRESS	HEX [3 : 0]	NVM [6 : 4]	BIN [6 : 0]
0.845K	1	0	001b	0010 000b
1.3K	2	1	001b	0010 001b
1.78K	3	2	001b	0010 010b
2.32K	4	3	001b	0010 011b
2.87K	5	4	001b	0010 100b
3.48K	6	5	001b	0010 101b
4.12K	7	6	001b	0010 110b
4.75K	8	7	001b	0010 111b
5.49K	9	8	001b	0011 000b
6.19K	10	9	001b	0011 001b
6.98K	11	A	001b	0011 010b
7.87K	12	B	001b	0011 011b
8.87K	13	C	001b	0011 100b
10K	14	D	001b	0011 101b
11K	15	E	001b	0011 110b

VISHAY (REGISTER E2H, DEFAULT 50H)				
MFR_BASE_ADDRESS 2				
CONNECTION	ADDRESS	HEX [3 : 0]	NVM [6 : 4]	BIN [6 : 0]
0.845K	1	0	101b	1010 000b
1.3K	2	1	101b	1010 001b
1.78K	3	2	101b	1010 010b
2.32K	4	3	101b	1010 011b
2.87K	5	4	101b	1010 100b
3.48K	6	5	101b	1010 101b
4.12K	7	6	101b	1010 110b
4.75K	8	7	101b	1010 111b
5.49K	9	8	101b	1011 000b
6.19K	10	9	101b	1011 001b
6.98K	11	A	101b	1011 010b
7.87K	12	B	101b	1011 011b
8.87K	13	C	101b	1011 100b
10K	14	D	101b	1011 101b
11K	15	E	101b	1011 110b

FREQ SET RESISTOR(VISHAY ONLY)

FREQUENCY SETTINGS	
RT RESISTOR (kΩ)	FREQUENCY (kHz)
0.845	300
1.30	400
1.78	500
2.32	550
2.87	600
3.48	650
4.12	700
4.75	750
5.49	800
6.19	850
6.98	900
7.87	950
8.87	1000
10	1250
11	1500



## D

C3