

7 8 3 TABLE OF CONTENTS TABLE OF CONTENTS TABLE OF CONTENTS 54 PWR, RETIMER DVDD AVDD 1 TITLE PAGE 110 (BEARVALLEYX2_SUB) BEARVALLEY-3 3 BLOCK DIAGRAM 55 PWR, RETIMER P2V5RT 111 (BEARVALLEYX2_SUB) BEARVALLEY-4 D 4 DATA CARD CONNECTOR 56 STATUS AND ENV LEDS 112 (BEARVALLEYX2_SUB) TITLE 5 SYSTEM POWER CONNECTOR 57 JTAG HEADER\BUFFER 113 (BEARVALLEYX2_SUB) BEARVALLEY-1 6 POWER LEDS, HEADERS 58 JTAG HEADER\BUFFER 2 114 (BEARVALLEYX2_SUB) BEARVALLEY-2 59 (SUNDOWN1) TITLE PAGE 7 MIFPGA: BANK 3, MIROM1, JTAG HDR 115 (BEARVALLEYX2_SUB) BEARVALLEY-3 8 MIFPGA: BANK 5B & 6A (SUNDOWN1) SNDN_HS0_TO_HS8 _N S0 (BEARVALLEYX2_SUB) BEARVALLEY-4 9 MIFPGA: BANK 4A & 5A 62 (SUNDOWN1) SNDN_HS9_TO_HS17 _N S0 117 (BEARVALLEYX2_SUB) TITLE 10 MIFPGA: BANK 7 & 8, DBG HDR/LEDS 63 (SUNDOWN1) SNDN PCIE_CLK_JTAG_MISC (BEARVALLEYX2_SUB) BEARVALLEY-1 11 MIFPGA: CONFIG, REFCLK, SERDES 64 (SUNDOWN1) SNDN STRAP OPTIONS (BEARVALLEYX2 SUB) BEARVALLEY-2 12 MIFPGA: POWER & GROUND 65 (SUNDOWN1) SNDN VDDA / VDDHA (BEARVALLEYX2_SUB) BEARVALLEY-3 13 IO EXPANDER CPLD 1 66 (SUNDOWN1) SNDN VDD / VDDIO 121 (BEARVALLEYX2 SUB) BEARVALLEY-4 14 IO EXPANDER CPLD 2 67 (SUNDOWN1) SNDN GND 122 (BEARVALLEYX2_SUB) TITLE 15 IO EXPANDER CPLD 3 68 (SUNDOWN1) SNDN DECAP 1 123 (BEARVALLEYX2_SUB) BEARVALLEY-1 16 IO EXPANDER CPLD 4 69 (SUNDOWN1) SNDN DECAP 2 (BEARVALLEYX2_SUB) BEARVALLEY-2 17 ACT2, IDPROM 70 (SUNDOWN1) SNDN DECAP 3 125 (BEARVALLEYX2_SUB) BEARVALLEY-3 18 RFID, SIROM, TEMP SENSOR 71 (SUNDOWN1) TITLE PAGE (BEARVALLEYX2_SUB) BEARVALLEY-4 19 MTG HOLES 73 (SUNDOWN1) SNDN_HS0_TO_HS8 _N S0 (BEARVALLEY_SUB) TITLE 20 SUNDOWN PORTS 74 (SUNDOWN1) SNDN_HS9_TO_HS17 _N S0 128 (BEARVALLEY_SUB) BEARVALLEY-1 21 SUNDOWN1 PCIE \ CLK 75 (SUNDOWN1) SNDN PCIE_CLK_JTAG_MISC (BEARVALLEY_SUB) BEARVALLEY-2 22 SUNDOWN POWER JTAG 76 (SUNDOWN1) SNDN STRAP OPTIONS 130 (5V2_XV) CONTROLLER 23 SNDN IO LEVEL SHIFTER 77 (SUNDOWN1) SNDN VDDA / VDDHA 131 (SFP2X12 SUB) TITLE 24 SUNDOWN1 GPIO / MISC 78 (SUNDOWN1) SNDN VDD / VDDIO 132 (SFP2X12_SUB) PORT 0-3 25 RETIMER SFP <15:0> 79 (SUNDOWN1) SNDN GND 133 (SFP2X12_SUB) PORT 4-7 26 RETIMER SFP <31:16> 80 (SUNDOWN1) SNDN DECAP 1 134 (SFP2X12_SUB) PORT 8-11 27 | RETIMER SFP <47:32> 81 (SUNDOWN1) SNDN DECAP 2 135 (SFP2X12_SUB) PORT 12-15 (SUNDOWN1) SNDN DECAP 3 136 (SFP2X12_SUB) PORT 16-19 28 RETIMER QSFP <3:0> 29 RETIMER QSFP <5:4> (SUNDOWN1) TITLE PAGE 137 (SFP2X12_SUB) PORT 20-23 85 (SUNDOWN1) SNDN_HS0_TO_HS8 _N S0 30 CLOCK BLOCK DIAGRAM 138 (SFP2X12_SUB) TITLE 86 (SUNDOWN1) SNDN_HS9_TO_HS17 _N S0 139 (SFP2X12_SUB) PORT 0-3 31 ASIC CLOCKS 32 CLK156M25 AND CLK212M ASIC 140 (SFP2X12_SUB) PORT 4-7 (SUNDOWN1) SNDN PCIE_CLK_JTAG_MISC 33 CLK156M25 RETIMER (SUNDOWN1) SNDN STRAP OPTIONS (SFP2X12_SUB) PORT 8-11 34 SYNCE PLL 89 (SUNDOWN1) SNDN VDDA / VDDHA 142 (SFP2X12_SUB) PORT 12-15 35 SYNCE PLL POWER 90 (SUNDOWN1) SNDN VDD / VDDIO 143 (SFP2X12_SUB) PORT 16-19 36 103M JITTER ATTENUATOR 91 (SUNDOWN1) SNDN GND 144 (SFP2X12_SUB) PORT 20-23 В 37 TOD PORT 92 (SUNDOWN1) SNDN DECAP 1 145 (QSFP_SUB) QSFP PORT 1-2 38 GNSS CONNECTOR 93 (SUNDOWN1) SNDN DECAP 2 146 (QSFP_SUB) QSFP PORT 1-2 39 GNSS POWER 94 (SUNDOWN1) SNDN DECAP 3 147 (QSFP_SUB) QSFP PORT 1-2 40 ASIC CLOCK BUF 95 (SUNDOWN1) TITLE PAGE 161 (FPGA3RAIL_9A_3A_3A) CONTROLLER 41 SFP SERDES MAPPING <15:0> 97 (SUNDOWN1) SNDN_HS0_TO_HS8 _N S0 164 (MP_PS_LV) MULTI-PHASE POWER STAGE 42 SFP SERDES MAPPING <31:16> 98 (SUNDOWN1) SNDN_HS9_TO_HS17 _N S0 165 (MP_PS_LV) MULTI-PHASE POWER STAGE 43 SFP SERDES MAPPING <47:32> 99 (SUNDOWN1) SNDN PCIE_CLK_JTAG_MISC 166 (MP_PS_LV) MULTI-PHASE POWER STAGE 44 QSFP SERDES MAPPING <3:0> (SUNDOWN1) SNDN STRAP OPTIONS (MP_PS_LV) MULTI-PHASE POWER STAGE 45 QSFP SERDES MAPPING <5:4> 101 (SUNDOWN1) SNDN VDDA / VDDHA (MP_PS_LV) MULTI-PHASE POWER STAGE 46 CLK BUF SHIFT REG 102 (SUNDOWN1) SNDN VDD / VDDIO 169 (MP_PS_LV) MULTI-PHASE POWER STAGE 47 SFP TX RATE SEL (0..47) SHIFT REG 103 (SUNDOWN1) SNDN GND 170 (MP_PS_LV) MULTI-PHASE POWER STAGE 104 (SUNDOWN1) SNDN DECAP 1 48 SFP RX RATE SEL (0..47) SHIFT REG 171 (MP_PS_LV) MULTI-PHASE POWER STAGE 49 SFP+ HIERARCHY INSTANCIATION 105 (SUNDOWN1) SNDN DECAP 2 172 (MP_PS_LV) MULTI-PHASE POWER STAGE 50 QSFP+ UPLINK PORT 106 (SUNDOWN1) SNDN DECAP 3 173 (MP_PS_LV) MULTI-PHASE POWER STAGE 51 PWR, SUBDESIGNS/3P3V/3P3_SFP/5V 107 (BEARVALLEYX2_SUB) TITLE 174 (MP_PS_LV) MULTI-PHASE POWER STAGE 52 PWR, SUNDOWN1 POWER 108 (BEARVALLEYX2_SUB) BEARVALLEY-1 53 PWR, A DOMAIN, P1V8 109 (BEARVALLEYX2_SUB) BEARVALLEY-2 TOC .1 1.1 1. CISCO

D

R

8


7 6 5 4 3 2


92-105229-01


В


Α0


2 OF 138






















































































































































































































































































































































































VISHAY SIC450 AND ONSEMI FAN251030 2.5V-3.3V/30A DUAL BOM VR PVOUT _ PVOUT PWR_P12V __PWR_P12V VISHAY_ONSEM_HV_30A PVOUT_EN .__PVOUT_EN PVOUT_SENSEP


PVOUT_SENSEN

→ PVOUT_SENSEN PMBUS_SCL
PMBUS_SDA
PMBUS_SDA PVOUT_ADDR ← PVOUT_ADDR PVOUT_VSET PVOUT_PG __ PVOUT_PG
PMBUS_ALERT_L __ PMBUS_ALERT_L PMOD_AGND ← PMOD_AGND В VOUT SET RESISTOR BASE ADDRESS OFFSET RESISTOR ONSEMI VISHAY FREQ SET RESISTOR(VISHAY ONLY) VISHAY(REGISTER D7H, DEFAULT 10H) VISHAY (REGISTER E2H, DEFAULT 50H) ONSEMI (REGISTER C9H, DEFAULT 40H) **VSET Resisto** OUTPUT VOLTAGE SETTINGS Table 1. PMBUSTM ADDRESS SETTING V_{SET} RESISTOR (kΩ) Vout (V) **FREQUENCY SETTINGS** ADDR Resis CONNECTION ADDRESS | HEX | NVM | BIN | [6:0] RT RESISTOR (kΩ) FREQUENCY (kHz) 0.60 Value (kΩ) 0.845 0.6 1.30 0.90 0 001b 0010 000b 0 101b 1010 000b 1.3 0.9 1 001b 0010 001b 1.3K 0.95 1.78 0.95 1.78 1.78 2.32 1.00 2.32 2.32K 2.32K 2.32 Base+03 2.87 1.05 2.87K 2.87 1.05 3.48 1.20 3.48 3.48 Base+05 4.12 4.12K 4.12 1.25 4.12 1.25 4.12 Base+06 4.75 4.75K 4.75 4.75 1.50 4.75 Base+07 5.49 5 49K 6.19 850 5.49 5.49 5.49 1.80 1.8 6.98 900 6.19 Base+09 6.19 2.1 2.10 6.98K A 001b 0011 010b 6.98K 7.87 950 6.98 Base+0A 7.87K 6.98 2.5 6.98 2.50 8.87 1000 8.87K 13 C 101b 1011 100b 7.87 Base+0B 8.87K C 001b 0011 100b 3.30 7 87 1250 10K 10K 001b 0011 101b 8.87 Base+0C 8.87 8.87 5.00 E 001b 0011 110b 10 & greater value

8

SIZE CLASS CODE DWG. NO. 92-105229-01 REV AO SCALE DATE: Thu Sep 30 15:51:32 2021 129 OF 138

8 7 6 5 4 3 2



VISHAY SIC450 AND ONSEMI FAN251030 2.5V-3.3V/30A DUAL BOM VR PVOUT _ PVOUT PWR_P12V __PWR_P12V VISHAY_ONSEM_HV_30A PVOUT_EN .__PVOUT_EN PVOUT_SENSEP

PVOUT_SENSEN

→ PVOUT_SENSEN PMBUS_SCL
PMBUS_SDA
PMBUS_SDA PVOUT_ADDR ← PVOUT_ADDR PVOUT_VSET PVOUT_PG __ PVOUT_PG
PMBUS_ALERT_L __ PMBUS_ALERT_L PMOD_AGND ← PMOD_AGND В VOUT SET RESISTOR BASE ADDRESS OFFSET RESISTOR ONSEMI VISHAY FREQ SET RESISTOR(VISHAY ONLY) VISHAY(REGISTER D7H, DEFAULT 10H) VISHAY (REGISTER E2H, DEFAULT 50H) ONSEMI (REGISTER C9H, DEFAULT 40H) **VSET Resisto** OUTPUT VOLTAGE SETTINGS Table 1. PMBUSTM ADDRESS SETTING V_{SET} RESISTOR (kΩ) Vout (V) **FREQUENCY SETTINGS** ADDR Resis CONNECTION ADDRESS | HEX | NVM | BIN | [6:0] RT RESISTOR (kΩ) FREQUENCY (kHz) 0.60 Value (kΩ) 0.845 0.6 1.30 0.90 0 001b 0010 000b 0 101b 1010 000b 1.3 0.9 1 001b 0010 001b 1.3K 0.95 1.78 0.95 1.78 1.78 2.32 1.00 2.32 2.32K 2.32K 2.32 Base+03 2.87 1.05 2.87K 2.87 1.05 3.48 1.20 3.48 3.48 Base+05 4.12 4.12K 4.12 1.25 4.12 1.25 4.12 Base+06 4.75 4.75K 4.75 4.75 1.50 4.75 Base+07 5.49 5 49K 6.19 850 5.49 5.49 5.49 1.80 1.8 6.98 900 6.19 Base+09 6.19 2.1 2.10 6.98K A 001b 0011 010b 6.98K 7.87 950 6.98 Base+0A 7.87K 6.98 2.5 6.98 2.50 8.87 1000 8.87K 13 C 101b 1011 100b 7.87 Base+0B 8.87K C 001b 0011 100b 3.30 7 87 1250 10K 10K 001b 0011 101b 8.87 Base+0C 8.87 8.87 5.00 E 001b 0011 110b 10 & greater value

8

8 7 6 5 4 3 2

CISCO

В

92-105229-01

A0

