



PONTIFICIA UNIVERSIDAD CATÓLICA DE CHILE  
ESCUELA DE INGENIERÍA  
DEPARTAMENTO DE INGENIERÍA ELÉCTRICA  
IEE2463 SISTEMA ELECTRÓNICOS PROGRAMABLES

## Laboratory 06

**ZYBO-Z7 Microblaze Configuration: AXI-GPIO and AXI-Timer**

**Prof. Dr.-Ing. Félix Rojas - felix.rojas@uc.cl**

---

### 1. Laboratory Goals

The goals of this laboratory are:

- To understand basic configuration of Microblaze.
- To integrate a soft-core processor into the PL part of the Zynq.
- To integrate local memory and cache memory if needed.
- To integrate an AXI-GPIO IP-Core and connect it to switches, LEDs and/or buttons of the ZYboZ7.
- To integrate an AXI-TIMER IP-Core and understand its configuration.
- To implement a basic code into the microcontroller microblaze to test the AXI-GPIO IP-Core.
- To implement a basic code into the microcontroller microblaze to test the AXI-TIMER IP-Core.
- To understand main functions of libraries "xgpio.h" (associated to AXI-GPIO IP-Core) and "xtmrctr.h" (associated to AXI-TIMER IP-Core).
- To understand that ultimately, the only functions used to output or input information through the AXI Master port of the microblaze (or any processor) are the *xil\_out32(write\_address, data)* and *xil\_in32(read\_address, data)* from the library "xil\_io.h".

## 2. Previous Requirements

These requirements are mandatory to perform the laboratory. Not accomplishing them count as missing the laboratory.

- You must have previously installed vitis/vivado version 2020.1.
- You must read the [ZYbo Z7 Board Reference](#).
- You must understand the design flow between vitis and vivado to program a micro-processor.

Note: **Version of the software 2020.1 is mandatory.** This is important to avoid compatibility problems.

## 3. Laboratory Activities

Part I:

- Create a new Vivado project associated to ZyboZ7.
- Include a Microblaze IP Core.
- Configure Microblaze with local memory and debug module.
- Include and AXI-GPIO IPCore with two channels of 4bits each.
- Associate the LEDs and switches to the AXI-GPIO-Core.
- Include constrain files to mapp reset, system clock, switches and leds.
- Make wrapper, run synthesis and implementation, create bitstream and export the hardware.
- Create a new platform project in Vitis with the designed hardware.
- Create a new application project in vitis,
- Program the Microblaze with the given file to blink the LEDs associated to the AXI-GPIO-Core.
- Validate your code into the Zybo Z7.

Part II:

- Go back to vivado and include an AXI-Timre IP Core.
- Validate the design and export this new hardware.

- Update the hardware in the Vitis platform Project.
- Program the Microblaze with the given file to test the AXI-Timer IP Core together with AXI GPIO-Core.
- Validate your code into the Zybo Z7.

It is very important that you complement the information given by this lab with the documents "AXI GPIO v2.0 LogiCORE IP Product Guide" and "AXI Timer v2.0 LogiCORE IP Product Guide", provided in the folder of this lab.

## 4. Complementary Homework

To fulfill this homework is mandatory, but not evaluated.

- Improve the code to make use of the switches connected to the AXI-GPIO IP-Core of the laboratory.
- Include a new AXI-GPIO IPCore and associate it to the buttons. Create a code that make use of these buttons, leds and switches. Check carefully how the address of this new IPCore differs from the address of the previously added AXI GPIO
- Configure the timer in cascade mode. Study this mode of operation and make use of it.
- Use the function *xil\_out32(write\_address, data)* to configure the timer. This exercise is very important to understand what you are really doing.