

Lecture 05 Intellectual Property (IP) Cores



Electrical Engineering Department
Pontificia Universidad Católica de Chile
peclab.ing.uc.cl







What is an IP CORE?

- An intellectual property core (IP core) is a functional block of logic or <u>data</u> used to make a field-programmable gate array (FPGA) or <u>application-specific integrated</u> <u>circuit</u> for a product.
- The IP of one party may be licensed by others for use in their own ICs and semiconductors.
- Most SOC chips incorporate a standard <u>microprocessor</u> and standardized functionalities, accommodating design reuse across multiple ICs by multiple vendors on a licensing basis.
- Most IP cores are developed using hardware description languages (HDLs), like VHSIC HDL, Verilog or SystemVerilog.

POWER & ENERGY CONVERSION LABORATORY



What is an IP CORE?

1. Hard IP core

- It is a physical manifestation of the IP's design.
- The IP owner usually offers the hard IP core as a layout design mapped to a process technology.
- A hard core is not portable or flexible.
- It has a fixed location in the FPGA and cannot be ported to other FPGAs or customized for different process technologies.
- The advantage of the hard IP core is that it reduces the need for code maintenance. It also minimizes timing violations, fosters high performance and functionality, and provides a low-cost IP core option since it is included in the FPGA.
- This makes it best used for plug-and-play applications.

• 2. Firm IP core

- Or semihard IP core, can be configured and modified for different applications.
- It provides greater flexibility to place the module in the FPGA and interconnect it with other modules.
- Once the firm component is instantiated at the top level, it can be moved around within the FPGA to satisfy performance and timing requirements.
- More flexible than Hard IP Core.
- It offers limited portability compared to a soft IP core.
- Modifications to the <u>source code</u> are not possible, and it may cause some timing or performance issues when reused.

What is an IP CORE?



• 3. Soft IP core

- Most flexible type of IP core since it can be customized to map to any process technology and reused for a wide range of applications.
- It can exist as a modifiable netlist, which is a list of the <u>logic gates</u> and associated interconnections making up the IC.
- With a soft IP core, the licensee gets the source code with the license. This enables it to modify the IP to suit its application and easily integrate it with its modules. It can also reuse the core for many types of FPGAs.
- One of the main drawbacks of a soft IP core is its cost. Since the vendor provides the modifiable source code, the soft core tends to be more expensive than a hard or firm core.
- It may also have to put in extra effort customizing its applications. In addition, the application's performance may vary and not match its requirements.

List of useful IP Cores in Xilinx Catalog






Classification regarding the use, and level of understanding, in this course:

Fundamental	Uso Intensivo	Uso frecuente	Uso Opcional
CLOCK WIZARD	ATG	CONCAT	AXI QUAD SPI
SYSTEM RESET	AXI GPIO	SLICE	AXI I2C
ZYNQ	AXI TIMER	BINARY COUNTER	MDM (DEBUG)
AXI Interconnect	VIO		
INT Controller	ILA		
MICROBLAZE	BRAM		

Clock Wizard







- Useful to create different output clocks.
- Accetp upt to two input clocks and 7 output clocks.

Clock Wizard






- MMCM: Mixed-mode clock manager.
- PLL: Phase-lock-loop
- Both primitives are almost same. MMCM is a PLL with capability of phase adjustment.
- **Frequency Synthesis**: Allow different output frequencies.
- **Phase alignment**: Same phase for input and output clocks.
- Dynamic: Allow to set clock and phase dynamically through AXI.
- Jitter:



Clock Wizard






- Here we can configure our output clocks.
- We can configure duty cycle.

IP Cores ZYNQ










- One of the most important IP Cores
- It enables the configuration of the PS.
- It has 8 layers of configuration.
- Easy to configure just by clicking.
- Green blocks are configurable. However, it contains all PS and PL-PS communication channels.

IP Cores ZYNQ

processing_system7_0



ZYNQ7 Processing System








- PS-PL Configuration allow us to enable the communication channels between PS and PL.
 - GP Master (Non secure enablement)
 - GP Slave
 - HP Slave
 - ACP Slave
 - General: EMIO
 - ACP

ZYNQ







- Peripherals I/o Pins can connect all peripherals to certain pins of the chip.
- This must match with the pins that the ZYBO Z7 is routed
- Peripheral can be also routed to EMIO. It means to PL.



AXI Interconnect








- AXI Interconnect and Smart interconnect has the same function. It is an Ip core which plays the role of a "node" of different master and slaves AXI channels.
- Smart Interconnect is a newer version of AXI interconnect. We should use it in new designs.
- The block Works automatically, user do no have to configure anything.

AXI Interconnect






- We can easily configure number of slave and master interfaces
- We can also configure more than one clock, in case different AXI channels work at different clocks.

ATG






AXI GPIO




AXI GPIO

- It is an Ip Core that has AXI Lite protocol as input.
- It provides two channels of GPIO of up to 32 bits each.
 - I/O signals can be configured as input or outputs.
- The ports are configured dynamically for input or output by enabling or disabling the 3-state buffer.


The channels can be configured to generate
 an interrupt when a transition on any of their inputs occurs



IP Cores AXI TIMER



Cancel







- Very important and useful IP Core.
- Can be configured for up to two timers.
- It is configured through a AXI-Lite port
- It has a counter output for each time.
 "generateout0/1"
- It has also a PWM output signal
- It has also an interrupt signal when the counter is completed.
- It can be configured in 4 modes:
 - Generate Mode
 - Capture Mode
 - PWM Mode
 - Cascade Mode

AXI TIMER







Figure 1-1: Block Diagram of AXI Timer


- Load register hold either the initial value for
- the counter for event generation or a capture value, depending on the mode of the timer.
- Generate Mode: load register is loaded into the counter. Finish the count and generate an interrupt (if enabled).
- Capture Mode: The counter is compared with capture and bit TINT is set when counter reach capture.
- PWM Mode: Both timers are used to create a PWM signal Timer 0 define period and Timer 1 set the high time for PWM0.
- Cascade Mode: Both 32 bit timers are used together to operate as 64bit timer.

IP Cores CONCAT



OK


Cancel






- Useful Ip Core to concatenate words
- Dout is same width as In0 width plus In2 width, plus.... In32.
- Up to 32 channels.

IP Cores SLICE









- Very useful Ip Core to select bits from a Word
- Bits can be selected as user define.
- From define the MSB and down to up to the LSB.

BINARY COUNTER









- A useful IP Core to count.
- Output width can be configurable upt to 256bit
- Increment value is configurable.
- Up or down count mode can be implemented

BINARY COUNTER











- Clock Enable allows external control
- Synchronous Clear enable clear the count.
- Synchronous Set: Forces output to High.

AXI Interrupt Controller







- This Ip Core is very important to handle interrupts.
- Receives multiple interrupt inputs from peripheral devices and merges them into an interrupt output to the system processor.
- It acknowledge and priories different interrupts from different peripherals.
- Registers are access by AXI-Lite





Figure 1-1: AXI INTC Core Block Diagram


Integrated Logic Analyzer (ILA)





AXI ADDR WIDTH


- This IP Core is very useful to debug our logic design.
- We can make the simile with an oscilloscope.
- It can be configured in two main modes:
 - Native: to check standard signals
 - AXI: to check AXI Transactions.
- Sample Data Depth: Number of samples
- We can choose between all AXI types to




Integrated Logic Analyzer (ILA)







ILA (Integrated Logic Analyzer) •



- Up to 1024 probes.
- Depth up to 131Mbs
- TRIG_IN: It triggers ILA
- TRIG_OUT: Useful to trigger others ILA, activated by trigger _in or internal conditions.
- Probe with can be configured.
- Comparators: Numbers of possibles comparators for triggers.


Documentation					
☐ Show disabled ports	Component Name ila		se Vivado Tcl Console		
		robe_Ports(00)			
	Probe Port	Probe \	Vidth [14096]	Number of Comparators	Probe Trigger or Data
	PROBE0	1	8	1 •	DATA AND TRIGGER ▼


Virtual Input/Output - VIO



Similar to ILA , but instead of

showing signals, it shows its






Microblaze







- It is usually a softcore processor.
- It can be implemented in FPGA or PL part of a SoC
- It can be also found as hardcore processor (dedicated silicon) in MPSoC and RFSoc.
- It can be configured as 32bit or 64bit.
- 32-bit instruction word with three operands and two addressing modes
- Default 32-bit address bus, extensible to 64 bits
- It is very configurable on its internal capabilities and external connections.



Electrical Engineering Department
Pontificia Universidad Católica de Chile
peclab.ing.uc.cl