



State Machines Modeling Sequential Logic Circuits


Finite State Machines - FSM

VHDL

VHSIC HARDWARE
DESCRIPTION LANGUAGE

Definition Finite State Machines (FSM)





- Figure shows a single-phase State machine.
- Combinational and sequential logic (C.L. and S.L.) are well differentiated.
- C.L. has 2 inputs and 2 output.
- S.L. has 3 inputs and one output.
- S.L. contains the flip-flops and is designed by PROCESS.
- C.L can be designed with or without PROCESS. (designer definition)
- Clock and Reset are usually in sensitivity list of PROCESS. So, they are in S.L.
- If output of FSM depends on current state and its input -> **Mealy** machine.
- If output of FSM depends only on current state -> **Moore** machine.
- Although any circuit can be design as FSM, we only use this approach for systems whose task are clearly a list of different states. E.g., traffic light.

Designing FSM – Template Style 1 (no stored output)

```
PONTIFICIA UNIVERSIDAD CATÓLICA DE CHILE
```

```
PROCESS (input, pr state)
BEGIN
   CASE pr state IS
      WHEN state0 =>
         IF (input = ...) THEN
            output <= <value>;
            nx state <= state1;
         ELSE ...
         END IF:
      WHEN state1 =>
         IF (input = ...) THEN
            output <= <value>;
            nx state <= state2;
         ELSE ...
         END IF:
      WHEN state2 =>
         IF (input = ...) THEN
            output <= <value>;
            nx state <= state2;
         ELSE ...
         END IF;
   END CASE;
END PROCESS;
```

```
PROCESS (reset, clock)

BEGIN

IF (reset='1') THEN

pr_state <= state0;

ELSIF (clock'EVENT AND clock='1') THEN

pr_state <= nx_state;

END IF;

END PROCESS;

Combinational logic

pr_state

nx_state
```

Sequential

logic

clock

reset


S.L Part:

- Is made based on PROCESS
- Reset is asynchronous and set "state 0" to present state (pr_state).
- Next State (nx_state) is assigned synchronously.
- Number of flip-flops (n) is equal to the number of bits (n) used to encode all states (S). 2^n=S; n=log2(S).

C.L Part:

- Sequential code is selected using CASE statement.
- The code assign output value
- It stablishes next state.
- Rules of design of C.L. circuits are fulfilled:
 - Rule1: All input/output combinations are specified.
 - Rule2: Sequential statements are present for all signals of sensitivity list.

Designing FSM – Template Style 1 (no stored ou



This is how the templete for a full code of FSM looks:

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY <entity_name> IS
    PORT ( input: IN <data_type>;


DESCRIPTION OF THE PROPERTY OF THE PROP
```

```
ENTITY <entity name> IS
  PORT ( input: IN <data type>;
         reset, clock: IN STD LOGIC;
         output: OUT <data_type>);
END <entity name>;
ARCHITECTURE <arch name> OF <entity name> IS
  TYPE state IS (state0, state1, state2, state3, ...);
  SIGNAL pr state, nx state: state;
BEGIN
   ----- Lower section: -----
  PROCESS (reset, clock)
  BEGIN
     IF (reset='1') THEN
        pr state <= state0;
     ELSIF (clock'EVENT AND clock='1') THEN
        pr state <= nx state;
     END IF;
  END PROCESS:
  ----- Upper section: -----
  PROCESS (input, pr_state)
  BEGIN
     CASE pr state IS
        WHEN state0 =>
           IF (input = ...) THEN
              output <= <value>;
              nx state <= state1;
           ELSE ...
           END IF:
        WHEN state1 =>
           IF (input = ...) THEN
              output <= <value>;
              nx state <= state2;
           ELSE ...
           END IF;
        WHEN state2 =>
           IF (input = ...) THEN
              output <= <value>;
              nx state <= state3;
           ELSE ...
           END IF;
     END CASE;
  END PROCESS;
END <arch name>:
```

Example Moore Machine

A counter is a circuit which next state only depende on its present state. (moore).

It can be implemented as FSM (not Good idea) or conventionally with arithmetic operations as seen before (better idea).








```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY counter IS
   PORT ( clk, rst: IN STD LOGIC;
          count: OUT STD LOGIC VECTOR (3 DOWNTO 0));
END counter:
ARCHITECTURE state machine OF counter IS
   TYPE state IS (zero, one, two, three, four,
      five, six, seven, eight, nine);
   SIGNAL pr state, nx state: state;
    ----- Lower section: -----
   PROCESS (rst, clk)
   BEGIN
      IF (rst='1') THEN
         pr state <= zero;
      ELSIF (clk'EVENT AND clk='1') THEN
         pr state <= nx state;
      END IF:
    END PROCESS;
    ----- Upper section: -----
   PROCESS (pr state)
   BEGIN
      CASE pr state IS
         WHEN zero =>
            count <= "0000";
            nx state <= one;
         WHEN one =>
            count <= "0001";
            nx state <= two;
```

```
WHEN two =>
            count <= "0010":
            nx state <= three;
         WHEN three =>
            count <= "0011";
            nx state <= four;
         WHEN four =>
            count <= "0100";
            nx state <= five;
         WHEN five =>
            count <= "0101";
            nx state <= six;
         WHEN six =>
            count <= "0110";
            nx state <= seven;
         WHEN seven =>
            count <= "0111";
            nx state <= eight;
         WHEN eight =>
            count <= "1000";
            nx state <= nine;
         WHEN nine =>
            count <= "1001";
            nx state <= zero;
      END CASE;
   END PROCESS;
END state machine;
```

Example Mealy Machine

Suppose a circuit that has two states. It changes its state when an input d is equal to 1. Also, has two inputs, a and b, which is reflected to the output according to its state. As showed in this figure.

We can write this FSM using the same structure we have learned.






```
ENTITY simple fsm IS
   PORT ( a, b, d, clk, rst: IN BIT;
          x: OUT BIT);
END simple fsm;
ARCHITECTURE simple fsm OF simple fsm IS
   TYPE state IS (stateA, stateB);
   SIGNAL pr state, nx state: state;
BEGIN
   ---- Lower section: -----
   PROCESS (rst, clk)
   BEGIN
      IF (rst='1') THEN
         pr state <= stateA;
      ELSIF (clk'EVENT AND clk='1') THEN
         pr state <= nx_state;
      END IF;
   END PROCESS;
   ----- Upper section: -----
   PROCESS (a, b, d, pr_state)
   BEGIN
      CASE pr_state IS
         WHEN stateA =>
            x <= a:
            IF (d='1') THEN nx_state <= stateB;</pre>
            ELSE nx state <= stateA;
            END IF;
         WHEN stateB =>
            x \le b;
           IF (d='1') THEN nx state <= stateA;</pre>
           ELSE nx state <= stateB;
           END IF;
     END CASE;
  END PROCESS;
END simple fsm;
```

121

Designing FSM with Synchronous Output






So far, the output of our FSM changes asynchronously. Therefore, flip-flops are only on S.L. circuits.

If we need to **update the output synchronously** with a change in the input (synchronous Mealy machine), **output must be stored** as well.

Now temp is a signal, and the output is updated synchronously.



```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY <ent name> IS
   PORT (input: IN <data type>;
        reset, clock: IN STD LOGIC;
        output: OUT <data type>);
END <ent name>;
ARCHITECTURE <arch name> OF <ent name> IS
  TYPE states IS (state0, state1, state2, state3, ...);
   SIGNAL pr state, nx state: states;
  SIGNAL temp: <data type>;
   ----- Lower section: -----
  PROCESS (reset, clock)
   BEGIN
      IF (reset='1') THEN
        pr state <= state0;
      ELSIF (clock'EVENT AND clock='1') THEN
        output <= temp;
        pr state <= nx state;
      END IF;
   END PROCESS;
```

```
----- Upper section: -----
  PROCESS (pr state)
  BEGIN
     CASE pr state IS
        WHEN state0 =>
           temp <= <value>;
           IF (condition) THEN nx state <= statel;
           ...
           END IF;
        WHEN state1 =>
           temp <= <value>;
           IF (condition) THEN nx state <= state2;
           END IF;
        WHEN state2 =>
           temp <= <value>;
           IF (condition) THEN nx state <= state3;
           END IF;
     END CASE;
  END PROCESS;
END <arch name>;
```

Exercise



Generate a circuit that can output a signal as showed in the figure. You must use rising and falling edges of the clock to implement this clock divider (Hint: you can use two state machines, one for each edge and then AND them). The circuit

has only clk as input. (output is obviously synchronous)

```
outp _____
```

```
ENTITY signal gen IS
   PORT ( clk: IN BIT;
          outp: OUT BIT);
END signal gen;
ARCHITECTURE fsm OF signal gen IS
   TYPE state IS (one, two, three);
   SIGNAL pr_statel, nx_statel: state;
   SIGNAL pr state2, nx state2: state;
   SIGNAL out1, out2: BIT;
BEGIN
---- Lower section of machine #1: ---
PROCESS(clk)
BEGIN
  IF (clk'EVENT AND clk='1') THEN
      pr state1 <= nx state1;
  END IF;
END PROCESS:
---- Lower section of machine #2: ---
PROCESS(clk)
BEGIN
  IF (clk'EVENT AND clk='0') THEN
      pr state2 <= nx state2;
  END IF;
END PROCESS:
---- Upper section of machine #1: ----
PROCESS (pr state1)
BEGIN
```

```
CASE pr_state1 IS
         WHEN one =>
            out1 <= '0';
            nx state1 <= two;
         WHEN two =>
            out1 <= '1';
            nx state1 <= three;
         WHEN three =>
            out1 <= '1';
            nx state1 <= one;
      END CASE:
   END PROCESS;
   ---- Upper section of machine #2: ----
   PROCESS (pr state2)
   BEGIN
      CASE pr state2 IS
         WHEN one =>
            out2 <= '1';
            nx state2 <= two;
         WHEN two =>
            out2 <= '0':
            nx state2 <= three;
         WHEN three =>
            out2 <= '1':
            nx state2 <= one;
      END CASE;
   END PROCESS;
   outp <= out1 AND out2;
END fsm:
```

Fixed Point Division





Exercise

Generate a circuit can make a generic division of two aleatory numbers a and b (y=a/b).

Remember that division operation "/" represent only a shift operation (equivalent to say that is a division by 2).

See this table to understand the algorithm required for division 11/3=3 con resto 2:

Index (i)	a-related input (a_inp)	Comparison	b-related input (b_inp)	y (quotient)	Operation on 1st column	a and b are of n+1 bits (e.g 4bits)
3	1011	<	0011000	0	none	Extended b is of 2n+1 bits (e.g. 7bits) b is shifted in i=n=3 positions.
2	1011	<	0 <u>0011</u> 00	0	none	
1	1011	>	00 <u>0011</u> 0	1	a_inp(i)-b_inp(i)	
0	0101	>	000 <u>0011</u>	1	a_inp(i)-b_inp(i)	
	0010 (rem)		100			
	a_inp		b_inp <			V 0044 2
	11		24			Y=0011=3
	11		12			Remainder: 0010=2.
	11		6			
	11-6=5		3			
	5-3=2					





END-State Machines Modeling Sequential Logic Circuits

Finite State Machines - FSM

VHDL

VHSIC HARDWARE
DESCRIPTION LANGUAGE