



# **FUNCTIONS** and **PROCEDURES SYSTEM DESIGN**

It is time to integrate several circuits into a bigger system

## **VHDL**

VHSIC HARDWARE
DESCRIPTION LANGUAGE

## **FUNCTION Definition**



- FUNCTIONS and PROCEDURES are:
  - known as subprograms.
  - a piece of *sequential* VHDL code
  - Very similar to PROCESS The use of **IF, CASE and LOOP** are allowed (WAIT is not allowed).
  - PROCESS is thought for immediate use. However, **FUNCTIONS** and **PROCEDURES** are thought for LIBRARY allocation. That is their main difference.
  - The later does not means that FUNCTIONS and PROCEDURES can not be also used in main code,
- A FUNCTION has a BODY and a CALL, with the following syntax:

#### **FUNCTION BODY:**

```
FUNCTION function_name [<parameter list>] RETURN data_type IS
    [declarations]
BEGIN
    (sequential statements)
END function_name;
```

In this example a, b are constants (ommision of CONSTANT is allowed), c is a SIGNAL. Data type of a and b is INTEGER and c is STD\_LOGOC\_VECTOR.

- rameter list> can be CONSTANT or SIGNAL (can not be a VARIABLE)
- data\_type can be any (STD\_LOGIC, INTEGER, etc) but no range specification is allowed. (dont use: RANGE, TO, DOWNTO, etc)
- Only one return value is allowed.

```
FUNCTION f1 (a, b: INTEGER; SIGNAL c: STD_LOGIC_VECTOR)

RETURN BOOLEAN IS

BEGIN

(sequential statements)

END f1;
```

## **FUNCTION Definition**



- FUNCTIONS and PROCEDURES are:
  - known as subprograms.
  - a piece of sequential VHDL code
  - Very similar to PROCESS The use of **IF, CASE and LOOP** are allowed (WAIT is not allowed).
  - PROCESS is thought for immediate use. However, **FUNCTIONS** and **PROCEDURES** are thought for LIBRARY allocation. That is their main difference.
  - The later does not means that FUNCTIONS and PROCESS can not be also used in main code,
- A FUNCTION has a BODY and a CALL, with the following syntax:

#### **FUNCTION CALL:**

A **FUNCTION** is called as part of an expression associated to a concurrent or sequential statement.

# **FUNCTION Example**


```
----- Function body: ------
FUNCTION conv integer (SIGNAL vector: STD LOGIC VECTOR)
     RETURN INTEGER IS
  VARIABLE result: INTEGER RANGE 0 TO 2**vector'LENGTH-1;
BEGIN
  IF (vector(vector'HIGH)='1') THEN result:=1;
  ELSE result:=0;
  END IF;
  FOR i IN (vector'HIGH-1) DOWNTO (vector'LOW) LOOP
     result:=result*2;
     IF(vector(i)='1') THEN result:=result+1;
     END IF;
  END LOOP;
  RETURN result;
END conv_integer;
----- Function call: ------
y <= conv_integer(a);
```

This Function converts a STD\_LOGIC\_VECTOR into an INTEGER



#### **Function Location:**

- Usually placed in a PACKAGE.
- Also possible within main code: Inside ARCHITECTURE or ENTITY
- When used in a PACKAGE, then PACKAGE BODY is necessary, containing the body of each FUNCTION, declared in the declarative part of PACKAGE.



# **FUNCTION Example**

```
2 LIBRARY ieee:
 USE ieee.std logic 1164.all;
  -----
5 ENTITY dff IS
    PORT ( d, clk, rst: IN STD LOGIC;
          q: OUT STD LOGIC);
8 END dff;
  -----
10 ARCHITECTURE my arch OF dff IS
    FUNCTION positive edge(SIGNAL s: STD LOGIC)
       RETURN BOOLEAN IS
13
14
    BEGIN
15
       RETURN s'EVENT AND s='1';
    END positive edge;
    PROCESS (clk, rst)
       IF (rst='1') THEN q <= '0';
21
22
       ELSIF positive edge(clk) THEN q <= d;
       END IF;
    END PROCESS:
25 END my_arch;
26 -----
```

The "positive\_edge" function is placed in the declarative part of ARCHITECTURE (main code) and ufor creating a DFF within the ARCHITECTURE.

```
1 ----- Package: ------
3 USE ieee.std logic 1164.all;
4 -----
5 PACKAGE my package IS
    FUNCTION positive edge(SIGNAL s: STD LOGIC) RETURN BOOLEAN;
7 END my package;
 9 PACKAGE BODY my package IS
    FUNCTION positive edge(SIGNAL s: STD LOGIC)
      RETURN BOOLEAN IS
      RETURN s'EVENT AND s='1';
    END positive edge;
15 END my package;
1 ----- Main code: ------
2 LIBRARY ieee;
3 USE ieee.std logic 1164.all;
4 USE work.my package.all;
5 ------
6 ENTITY dff IS
    PORT ( d, clk, rst: IN STD LOGIC;
         q: OUT STD LOGIC);
9 END dff;
10 -----
11 ARCHITECTURE my arch OF dff IS
12 BEGIN
13
    PROCESS (clk, rst)
14
    BEGIN
       IF (rst='1') THEN q <= '0';
15
       ELSIF positive edge(clk) THEN q <= d;
    END PROCESS;
19 END my arch;
```



The "positive\_edge" function is:

- Placed in a PACKAGE
- It can be reused and shred
- FUNCTION declared in PACKAGE.
- FUNCTION described in PACKAGE BODY

These two codes can be compiled as two separate files or compiled as a single file sabed as dff.vhd (entity name).

## **PROCEDURE Definition**



- PROCEDURE is very similar to FUNCTION and has the same purpose.
- However, a PROCEDURE can **RETURN more than one value.**
- Two parts are required to construct a PROCEDURE: PROCEDURE Body and CALL

#### **PROCEDURE BODY:**

In this example a, b, c are input **a** is CONSTANT of type BIT (ommision of CONSTANT is allowed), **b and c** are SIGNALs of type BIT.

Signals x and y are the return signals, mode OUT and INOUT type BIT VECTOR and INTEGER.

- <parameter list> can be CONSTANT, SIGNAL or VARIABLE. (input and output parameters.)
- More than one return value is allowed.
- For inputs CONSTANT is the default parameter type, while for output is VARIABLE.
- Note that :
  - WAIT, SIGNAL declarations and COMPONENTS are not synthesizable either for FUNCTIONS or PROCEDURES.
  - Exceptionally SIGNAL can be declared in PROCEDURE, but then PROCEDURE must be declared in PROCESS.
  - A synthesizable procedure should not infer registers, i.e. no use of WAIT of any other edge detection.

## **PROCEDURE Definition**



- PROCEDURE is very similar to FUNCTION and has the same purpose.
- However, a PROCEDURE can **RETURN more than one value.**
- Two parts are required to construct a PROCEDURE: PROCEDURE Body and CALL

#### **PROCEDURE CALL:**

- PROCEDURE call is a statement on its own. Not like FUNCTION that is part of an expression.
- PROCEDURE can appear but itself or associated to a statement (concurrent or sequential).

## **PROCEDURE** in the Main Code

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY min max IS
  GENERIC (limit : INTEGER := 255);
  PORT ( ena: IN BIT;
         inpl, inp2: IN INTEGER RANGE 0 TO limit;
         min out, max out: OUT INTEGER RANGE 0 TO limit);
END min max;
ARCHITECTURE my architecture OF min max IS
   -----
  PROCEDURE sort (SIGNAL in1, in2: IN INTEGER RANGE 0 TO limit;
     SIGNAL min, max: OUT INTEGER RANGE 0 TO limit) IS
  BEGIN
     IF (in1 > in2) THEN
        max <= in1:
        min <= in2;
     ELSE
        max <= in2;
        min <= in1;
     END IF;
  END sort;
BEGIN
   PROCESS (ena)
   BEGIN
     IF (ena='1') THEN sort (inpl, inp2, min out, max out);
     END IF;
  END PROCESS;
END my_architecture;
```



- This code uses PROCEDURE called sort.
- PROCEDURE is located in the declarative part of ARCHITECTURE (main code).
- PROCEDURE call is a statement by its own.
- What does our sort PROCEDURE do?

	100.0ns	200.0ns	300.0ns	400.0ns	500.0ns	600.0ns	700.0ns	800.0ns	900.0
DO	0	20	X	40	60	X	80	100	X
D 120	120	100	$\overline{}$	80	( 60	$\overline{}$	40	20	$\overline{}$
0									
DO	0	$\overline{}$	20	( 40	$=$ $\chi$	60	( 40	X	20
DO	0 / 120	$=$ $\sqrt{-}$	100	80	$=$ $\sqrt{-}$	60	80	<u> </u>	100
	D 120 0 D 0	D 0 0 D 120 D 0 D 0 D 0 D 0 D 0 D 0	D 0 0 \ 20 D 120 120 \ 100 O 0 \ \	D 0 0 20 X D 120 120 X 100 X O 0 20	D 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	D 0 0 20 40 60 D 120 120 100 80 60 D 0 0 20 40 0	D 0 0 20 40 60 0 0 120 120 120 100 80 60 0 0 0 0 20 40 60	D 0 0 20 40 60 80 D 120 120 100 80 60 40 D 0 0 20 40 60 40	D 0 0

## **PROCEDURE in PACKAGE**

```
----- Package: ------
LIBRARY ieee:
USE ieee.std logic 1164.all;
_____
PACKAGE my package IS
  CONSTANT limit: INTEGER := 255;
  PROCEDURE sort (SIGNAL in1, in2: IN INTEGER RANGE 0 TO limit;
     SIGNAL min, max: OUT INTEGER RANGE 0 TO limit);
END my package;
PACKAGE BODY my package IS
  PROCEDURE sort (SIGNAL in1, in2: IN INTEGER RANGE 0 TO limit;
     SIGNAL min, max: OUT INTEGER RANGE 0 TO limit) IS
  BEGIN
     IF (in1 > in2) THEN
       max <= in1:
       min <= in2;
     ELSE
       max <= in2;
       min <= in1;
     END IF:
  END sort;
END my package;
______
```

- This code uses PROCEDURE called sort.
- PROCEDURE is in a PACKAGE called my\_package.
- Now this PROCEDURE can be reused and shared.
- PROCEDURE call is a statement by its own.
- What does our sort PROCEDURE do?





```
----- Main code: ------
LIBRARY ieee:
USE ieee.std logic 1164.all;
USE work.my package.all;
______
ENTITY min max IS
  GENERIC (limit: INTEGER := 255);
  PORT ( ena: IN BIT;
         inpl, inp2: IN INTEGER RANGE 0 TO limit;
         min out, max out: OUT INTEGER RANGE 0 TO limit);
END min max;
ARCHITECTURE my architecture OF min max IS
BEGIN
  PROCESS (ena)
   BEGIN
     IF (ena='1') THEN sort (inpl, inp2, min out, max out);
     END IF:
   END PROCESS;
END my architecture;
```

		100,0ns	200.0ns	300.0ns	400.0ns	500.0ns	600.0ns	700.0ns	800.0ns	900.0
inp1	DO	0	20	X	40	60	X	80	100	X
inp2	D 120	120	100	$\overline{}$	80	60	$\overline{}$	40	20	$\overline{}$
ena	0									
min_out	DO	0	$=$ $\chi$	20	40		60	40		20
max_out	DO	0 ( 120	$\overline{}$	100	80		60	80		100
							A011-0	3.	- 1	100





FUNCTION	PROCEDURE		
Zero or more input parameters. They can only be CONSTANTS (default) or SIGNALS (VARIABLES not allowed)	Any number of IN, OUT or INOUT parameters. They can be CONSTANTS, VARIABLES or SIGNALS	Differences	
By default, input parameter is CONSTANT	By default, input (IN) parameter is CONSTANT, and output (OUR and INOUT) parameters are VARIABLE.		
Called as part of an expression	Statement by its own		
WAIT and COMPONENTS are not Synthesizable	WAIT and COMPONENTS are not Synthesizable		
Usually placed in PACKAGE. PACKAGE BODY is neccesary.	Usually placed in PACKAGE. PACKAGE BODY is neccesary.	In common	
Less common, can be placed also into ENTITY or ARCHITECTIURE (main code)	Less common, can be placed also into ENTITY or ARCHITECTIURE (main code)		

## **FUNCTION Exercise**

Create a function named *mult()* that can multiply two UNSIGNED values, returning the UNSIGNED product. The parameters to the FUNCTION do not need to have the same number of bits and their order TO/DOWNTO can be any.

```
1 ----- Package: -----
2 LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.std_logic_arith.all;
6 PACKAGE pack IS
      FUNCTION mult(a, b: UNSIGNED) RETURN UNSIGNED;
  END pack:
10 PACKAGE BODY pack IS
     FUNCTION mult(a, b: UNSIGNED) RETURN UNSIGNED IS
12
        CONSTANT max: INTEGER := a'LENGTH + b'LENGTH - 1;
13
        VARIABLE aa: UNSIGNED(max DOWNTO 0) :=
14
           (max DOWNTO a'LENGTH => '0')
15
           & a(a'LENGTH-1 DOWNTO 0);
        VARIABLE prod: UNSIGNED(max DOWNTO 0) := (OTHERS => '0');
16
17
18
        FOR i IN 0 TO a'LENGTH-1 LOOP
           IF (b(i)='1') THEN prod := prod + aa;
19
20
           aa := aa(max-1 DOWNTO 0) & '0';
22
        END LOOP;
23
        RETURN prod;
     END mult:
25 END pack;
1 ----- Main code: -----
2 LIBRARY ieee;
3 USE ieee.std logic 1164.all;
  USE ieee.std logic arith.all;
  USE work.my package.all;
  _____
  ENTITY multiplier IS
     GENERIC (size: INTEGER := 4);
     PORT ( a, b: IN UNSIGNED(size-1 DOWNTO 0);
          y: OUT UNSIGNED(2*size-1 DOWNTO 0));
11 END multiplier;
13 ARCHITECTURE behavior OF multiplier IS
    y <= mult(a,b);
16 END behavior;
```

UNIVERSIDAD

### **PROCEDURE Exercise**

Use the same FUNCTION made before and transform it into a procedure within a PACKAGE. Add a second output to the procedure at your choice.

#### Previous example:

Use a function named *mult()* that can multiply two UNSIGNED values, returning the UNSIGNED product. The parameters to the FUNCTION do not need to have the same number of bits and their order TO/DOWNTO can be any.

```
1 ----- Package: ------
  LIBRARY ieee;
  USE ieee.std_logic_1164.all;
   USE ieee.std_logic_arith.all;
  PACKAGE pack IS
      FUNCTION mult(a, b: UNSIGNED) RETURN UNSIGNED;
  END pack:
10 PACKAGE BODY pack IS
     FUNCTION mult(a, b: UNSIGNED) RETURN UNSIGNED IS
12
        CONSTANT max: INTEGER := a'LENGTH + b'LENGTH - 1;
13
        VARIABLE aa: UNSIGNED(max DOWNTO 0) :=
14
           (max DOWNTO a'LENGTH => '0')
15
           & a(a'LENGTH-1 DOWNTO 0);
16
        VARIABLE prod: UNSIGNED(max DOWNTO 0) := (OTHERS => '0');
17
18
        FOR i IN 0 TO a'LENGTH-1 LOOP
19
           IF (b(i)='1') THEN prod := prod + aa;
20
           aa := aa(max-1 DOWNTO 0) & '0';
22
        END LOOP;
23
        RETURN prod;
     END mult:
25 END pack;
  ----- Main code: -----
2 LIBRARY ieee;
  USE ieee.std logic 1164.all;
  USE ieee.std logic arith.all;
  USE work.my package.all;
  ENTITY multiplier IS
     GENERIC (size: INTEGER := 4);
     PORT ( a, b: IN UNSIGNED(size-1 DOWNTO 0);
           y: OUT UNSIGNED(2*size-1 DOWNTO 0));
11 END multiplier;
13 ARCHITECTURE behavior OF multiplier IS
    y <= mult(a,b);
16 END behavior;
```

112


UNIVERSIDAD

## **Exercise**

# **Preparation for Project**



Develop a Finite Impulse Response Filter (FIR) using the last four entries of the signal. Consider generic coeficcients of 8-bits, input of 8bit and output of 10bits, as the figure :



Note:When you multiply two numbers of N-bit and M-bit the output dynamic of the multiplication result is (N+M)-bits. When you perform addition, the number of bit of the result will be incremented by 1.

```
76
                                                                                         <= (others=>(others=>'0'));
    library ieee;
                                                                   77 :
                                                                       elsif(rising edge(i_clk)) then
    use ieee.std logic 1164.all;
32 !
33 @ use ieee.numeric_std.all;
                                                                   78 🖯
                                                                          for k in 0 to 3 loop
                                                                   79 !
34 @ entity fir filter 4 is
                                                                             r_mult(k)
                                                                                              <= p_data(k) * r_coeff(k);
                                                                   80 A
                                                                            end loop;
35 | port (
                                                                   81 end if;
36
      i clk
                   : in std logic;
                                                                  82 end process p mult;
      i_rstb
37
                   : in std logic;
                                                                  83 p add st0 : process (i rstb,i clk)
38
      -- coefficient
                                                                  84 | begin
                 : in std logic vector( 7 downto 0);
39
      i coeff 0
                                                                  85 - if(i rstb='0') then
40
      i coeff 1
                   : in std_logic_vector( 7 downto 0);
                                                                   86 :
                                                                            r_add_st0
                                                                                         <= (others=>(others=>'0'));
41
      i coeff 2
                   : in std logic vector( 7 downto 0);
                                                                  87
                                                                        elsif(rising edge(i_clk)) then
42
      i coeff 3
                  : in std_logic_vector( 7 downto 0);
                                                                   88 🖨
                                                                          for k in 0 to 1 loop
43
       -- data input
                                                                   89 ;
                                                                            r_add_st0(k)
                                                                                              <= resize(r_mult(2*k),17) + resize(r_mult(2*k+1),17);
44
      i_data
                   : in std_logic_vector( 7 downto 0);
                                                                   90 🖨
                                                                            end loop;
45
       -- filtered data
                                                                   91 @ end if;
46
       o_data
                   : out std logic vector( 9 downto 0));
                                                                   92 end process p_add_st0;
47 		end fir_filter_4;
                                                                   93 p_add_stl : process (i_rstb,i_clk)
49 - architecture rtl of fir_filter_4 is
                                                                  94 | begin
50 type t_data_pipe is array (0 to 3) of signed(7 downto 0);
                                                                   95 (i_rstb='0') then
51 type t coeff
                        is array (0 to 3) of signed(7 downto 0);
                                                                           r_add_stl
                                                                  96
                                                                                         <= (others=>'0');
52 type t mult
                        is array (0 to 3) of signed(15 downto 0);
                                                                   97
                                                                          elsif(rising edge(i_clk)) then
53
    type t_add_st0
                        is array (0 to 1) of signed(15+1 downto 0);
                                                                   98 ;
                                                                                         <= resize(r_add_st0(0),18) + resize(r_add_st0(1),18);</pre>
54 | signal r_coeff
                             : t_coeff ;
                                                                            r_add_stl
                                                                  99 end if;
55
    signal p_data
                             : t_data_pipe;
56 | signal r mult
                              : t_mult;
                                                                  100 end process p_add_stl;
57
    signal r add st0
                              : t_add_st0;
                                                                  101 p_output : process (i_rstb,i_clk)
58 | signal r_add_stl
                              : signed(15+2 downto 0);
                                                                  102 begin
59
    begin
                                                                  103 ⊖
                                                                         if(i_rstb='0') then
60 p_input : process (i_rstb,i_clk)
                                                                  104
                                                                                     <= (others=>'0');
61 begin
                                                                  105 ;
                                                                          elsif(rising_edge(i_clk)) then
62 (i_rstb='0') then
                                                                  106
                                                                                      <= std_logic_vector(r_add_stl(17 downto 8));
                                                                            o_data
63
        p data
                    <= (others=>(others=>'0'));
                                                                  107 🖨
                                                                        end if;
64
       r coeff
                    <= (others=>(others=>'0'));
                                                                  108 end process p_output;
65
     elsif(rising edge(i_clk)) then
                                                                  109 end rtl;
66
                   <= signed(i_data)&p_data(0 to p_data'length-2);
        p_data
                                                                                                                         Notes:
67
        r_coeff(0) <= signed(i_coeff_0);
                                                                                                                         numeric library
68
        r_coeff(1) <= signed(i_coeff_1);
69
       r_coeff(2) <= signed(i_coeff_2);
70
        r_coeff(3) <= signed(i_coeff_3);
71 end if;
72 end process p_input;
73 p mult : process (i_rstb,i_clk)
```

74 begin

29 library IEEE;

use IEEE.std logic 1164.all;





# **END-FUNCTIONS and PROCEDURES SYSTEM DESIGN**

It is time to integrate several circuits into a bigger system

## **VHDL**

VHSIC HARDWARE
DESCRIPTION LANGUAGE