



PACKAGES and COMPONENTS SYSTEM DESIGN

It is time to integrate several circuits into a bigger system


VHDL

VHSIC HARDWARE
DESCRIPTION LANGUAGE

System Design

- We understand already the main code of a VHDL circuit (code structure, data types, operators, attributes, concurrent and sequential statements, signals, variables, constants and state machines).
- To make the code more readable and reusable, we can wrap some code into **COMPONENTS**, **FUNCTIONS** or **PROCEDURES**, which are placed into a PACKAGE. This is compiled into a **LIBRARY**, that can be used later into our main code.
- The code within **COMPONENTS, FUNCTIONS** or **PROCEDURES** can obviously be written into the **main code**, but in that case, it is now modular or easily reusable.





COMPONENT Definition



- COMPONENT is simply a piece of conventional code (LIBRARY+ENTITY+ARCHITECTURE).
- It can be used into another circuits (hierarchical design). Creating modularity for our designs.
- For example: adders, divisors, multiplexers, etc, can be used as **COMPONENTS** available in our **own LIBRARY**.
- The following syntax is used to **declare** and then **instantiate** a **COMPONENT**:

```
COMPONENT component_name IS
PORT (
port_name : signal_mode signal_type;
port_name : signal_mode signal_type;
...);
END COMPONENT;

label: component_name PORT MAP (port_list);
```

```
---- COMPONENT declaration: -----

COMPONENT inverter IS

PORT (a: IN STD_LOGIC; b: OUT STD_LOGIC);

END COMPONENT;

---- COMPONENT instantiation: ------

Ul: inverter PORT MAP (x, y);
```

- This code would make use of the component "inverter" For that, we had
 previously defined our circuit inverter.vhd and compiled into the work library.
- Label U1 is chosen by user.
- Inputs and outputs of the actual circuit are **x** and **y**. Internally assigned to the component input/output **a** and **b**.

COMPONENT without PACKAGE


```
---- File project.vhd: ------
LIBRARY ieee;
USE ieee.std_logic_1164.all;
_____
ENTITY project IS
   PORT (a, b, c, d: IN STD LOGIC;
        x, y: OUT STD LOGIC);
END project;
ARCHITECTURE structural OF project IS
  COMPONENT inverter IS
     PORT (a: IN STD LOGIC; b: OUT STD LOGIC);
  END COMPONENT:
  _____
  COMPONENT nand 2 IS
     PORT (a, b: IN STD LOGIC; c: OUT STD MOGIC);
  END COMPONENT;
  COMPONENT nand 3 IS
     PORT (a, b, c: IN STD_LOGIC; d: OUT STD_LOGIC);
  END COMPONENT:
  SIGNAL W: STD LOGIC;
  Ul: inverter PORT MAP (b, w);
  U2: nand_2 PORT MAP (a, b, x);
  U3: nand 3 PORT MAP (w, c, d, y);
END structural;
```

```
----- File inverter.vhd: ------
 LIBRARY ieee:
 USE ieee.std logic 1164.all;
 ENTITY inverter IS
    PORT (a: IN STD LOGIC; b: OUT STD LOGIC);
 END inverter;
 ARCHITECTURE inverter OF inverter IS
 BEGIN
    b <= NOT a;
                                                             LIBRARY
 END inverter;
                                                             Inverter
 ----- File nand 2.vhd: ------
                                                             -\infty
 LIBRARY ieee;
                                                                               Main code
 USE ieee.std logic 1164.all;
                                                            COMPONENT
                                                                               Declarations
                                                              Nand_2
 ENTITY nand 2 IS
                                                                                Component
    PORT (a, b: IN STD LOGIC; c: OUT STD LOGIC);
                                                                               Instantiations
 END nand 2;
                                                            COMPONENT
 ARCHITECTURE nand 2 OF nand 2 IS
    c <= NOT (a AND b);
 END nand 2;
---- File nand 3.vhd: ------
LIBRARY ieee;
USE ieee.std logic 1164.all;
-----
ENTITY nand 3 IS
  PORT (a, b, c: IN STD_LOGIC; d: OUT STD LOGIC);
ARCHITECTURE nand 3 OF nand 3 IS
  d <= NOT (a AND b AND c);
END nand 3;
```

COMPONENT Definition



- A COMPONENT can be defined as a single independent file. In this case, we need to declare the component into the main code.
- A COMPONENT can be also integrated into a PACKAGE, where it is declared. In this case, we do not need to
 declare the component into the main code.



PACKAGE Definition



- It is the vessel for a COMPONENT, FUNCTION or PROCEDURE.
- Packages allows code partitioning, sharing and reuse.
- The syntax of a PACKAGE is composed of two parts. PACKAGE and PACKAGE BODY:
 - PAKAGE: Mandatory and contains all declarations
 - PACKAGE BODY: Necessary when PACKAGE declare FUNCTIONS or PROCEDURE. It contain its descriptions.

PACKAGE package_name IS
(declarations)
END package_name;

[PACKAGE BODY package_name IS (FUNCTION and PROCEDURE descriptions) END package_name;]

Note: PACKAGE and PACKAGE BODY must have same name.

To make use of our PACKAGE, we need to include our *work* library. *USE work.my_package.all*

```
LIBRARY ieee;

USE ieee.std_logic_1164.all;

PACKAGE my_package IS

TYPE state IS (st1, st2, st3, st4);

TYPE color IS (red, green, blue);

CONSTANT vec: STD_LOGIC_VECTOR(7 DOWNTO 0) := "11111111";

FUNCTION positive_edge(SIGNAL s: STD_LOGIC) RETURN BOOLEAN;

END my_package;

PACKAGE BODY my_package IS

FUNCTION positive_edge(SIGNAL s: STD_LOGIC) RETURN BOOLEAN IS

BEGIN

RETURN (s'EVENT AND s='1');

END positive_edge;


END my_package;
```

Packages and Components COMPONENT using PACKAGE

```
---- File project.vhd: ------
LIBRARY ieee:
USE ieee.std logic 1164.all;
USE work.my components.all;
ENTITY project IS
  PORT ( a, b, c, d: IN STD LOGIC;
         x, y: OUT STD LOGIC);
END project;
ARCHITECTURE structural OF project IS
  SIGNAL W: STD LOGIC;
  Ul: inverter PORT MAP (b, w);
  U2: nand 2 PORT MAP (a, b, x);
  U3: nand 3 PORT MAP (w, c, d, y);
END structural;
```


Main Code:

- Library is included in this case
- No declaration is needed.
- Only instantiation is needed



```
---- File my components.vhd: ------
USE ieee.std logic 1164.all;
_____
PACKAGE my components IS
  ----- inverter: -----
  COMPONENT inverter IS
     PORT (a: IN STD LOGIC; b: OUT STD LOGIC);
  END COMPONENT;
  ---- 2-input nand: ---
  COMPONENT nand 2 IS
     PORT (a, b: IN STD LOGIC; c: OUT STD LOGIC);
  END COMPONENT;
  ---- 3-input nand: ---
  COMPONENT nand_3 IS
     PORT (a, b, c: IN STD LOGIC; d: OUT STD LOGIC);
  END COMPONENT;
END my components;
```

Extra file for PACKAGE is needed



PORT MAP



- Mapping a COMPONENT PORT can be done in two ways:
 - Positional mapping, where an automatic assignment is done by the position of the variables:

```
COMPONENT inverter IS

PORT (a: IN STD_LOGIC; b: OUT STD_LOGIC);
END COMPONENT;
...
Ul: inverter PORT MAP (x, y);
```

Nominal mapping, where the mapping is assigned explicitly:

```
Ul: inverter PORT MAP (x=>a, y=>b);
```

• We can also leave a pin unconnected using OPEN:

```
U2: my circuit PORT MAP (x=>a, y=>b, w=>OPEN, z=>d);
```

• Also, GENERIC parameters (as seen in operators and attributes section) can be used. See next example.-

```
label: compon name GENERIC MAP (param. list) PORT MAP (port list);
```

PORT MAP Example – Parity Generator

The circuit must add one bit to the input vector (on its left). Such bit must be a '0' if the number of '1's in the input vector is even, or a '1' if it is odd, such that the resulting vector will always contain an even number of '1's (even parity).

```
----- File my code.vhd (actual project): ------
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY my code IS
  GENERIC (n : POSITIVE := 2); -- 2 will overwrite 7
  PORT ( inp: IN BIT VECTOR (n DOWNTO 0);
         outp: OUT BIT_VECTOR (n+1 DOWNTO 0));
END my code;
ARCHITECTURE my_arch OF my_code IS
-----
  COMPONENT parity gen IS
     GENERIC (n : POSITIVE);
     PORT (input: IN BIT_VECTOR (n DOWNTO 0);
           output: OUT BIT VECTOR (n+1 DOWNTO 0));
   END COMPONENT;
   C1: parity gen GENERIC MAP(n) PORT MAP(inp, outp);
END my arch;
```

Entity definition of the main code defined as generic.

COMPONENT declaration, assigning its GENERIC parameter (2 overwrite 7) and PORTs.

COMPONENT instantiation with generic PORT MAP





```
----- File parity gen.vhd (component): -----
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY parity gen IS
   GENERIC (n : INTEGER := 7); -- default is 7
   PORT ( input: IN BIT VECTOR (n DOWNTO 0);
          output: OUT BIT VECTOR (n+1 DOWNTO 0));
END parity gen;
ARCHITECTURE parity OF parity gen IS
BEGIN
   PROCESS (input)
      VARIABLE temp1: BIT;
      VARIABLE temp2: BIT VECTOR (output'RANGE);
      temp1 := '0';
      FOR i IN input'RANGE LOOP
         temp1 := temp1 XOR input(i);
         temp2(i) := input(i);
      END LOOP;
      temp2(output'HIGH) := temp1;
      output <= temp2;
   END PROCESS;
END parity;
```


Define our entity with generic number of input and output ports. (COMPONENT)

The COMPONENT makes its PROCESS of adding an extra bit, which is 1 or 0 depending on the number of 1s in the input.



Exercise ALU

In previous example we designed an ALU using only a self-contained code. In this code you should create three components logic_unit, arith_unit and mux.



sel	Operation	Function	Unit
0000	y <= a	Transfer a	Arithmetic
0001	y <= a+1	Increment a	
0010	y <= a-1	Decrement a	
0011	y <= b	Transfer b	
0100	y <= b+1	Increment b	
0101	y <= b-1	Decrement b	
0110	y <= a+b	Add a and b	
0111	y <= a+b+cin	Add a and b with carry	
1000	y <= NOT a	Complement a	Logic
1001	y <= NOT b	Complement b	
1010	y <= a AND b	AND	
1011	y <= a OR b	OR	
1100	y <= a NAND b	NAND	
1101	y <= a NOR b	NOR	
1110	y <= a XOR b	XOR	
1111	y <= a XNOR b	XNOR	



1 ----- COMPONENT arith unit: ------






```
WITH sel SELECT
2 LIBRARY ieee;
                                                      x <= NOT a WHEN "000",
3 USE ieee.std logic 1164.all;
                                                           NOT b WHEN "001",
 USE ieee.std logic unsigned.all;
                                                           a AND b WHEN "010",
                                                           a OR b WHEN "011",
 ENTITY arith unit IS
                                                           a NAND b WHEN "100",
     PORT ( a, b: IN STD LOGIC VECTOR (7 DOWNTO 0);
                                                           a NOR b WHEN "101",
           sel: IN STD LOGIC VECTOR (2 DOWNTO 0);
                                                           a XOR b WHEN "110",
           cin: IN STD LOGIC;
                                                           NOT (a XOR b) WHEN OTHERS;
           x: OUT STD LOGIC VECTOR (7 DOWNTO 0));
                                              22 END logic unit;
11 END arith unit;
                                               23 -----
12 -----
                                               1 ----- COMPONENT mux: -----
13 ARCHITECTURE arith unit OF arith unit IS
     SIGNAL arith, logic: STD LOGIC VECTOR (7 DOWNTO
                                                 USE ieee.std logic 1164.all;
15 BEGIN
                                                 -----
     WITH sel SELECT
                                                ENTITY mux IS
17
       x <= a WHEN "000",
                                                    PORT ( a, b: IN STD LOGIC VECTOR (7 DOWNTO 0);
            a+1 WHEN "001",
                                                         sel: IN STD LOGIC;
19
            a-1 WHEN "010",
                                                         x: OUT STD LOGIC VECTOR (7 DOWNTO 0));
20
            b WHEN "011",
            b+1 WHEN "100",
                                               10 -----
            b-1 WHEN "101",
                                               11 ARCHITECTURE mux OF mux IS
            a+b WHEN "110",
            a+b+cin WHEN OTHERS;
                                                   WITH sel SELECT
25 END arith unit;
                                                      x <= a WHEN '0',
                                                            b WHEN OTHERS;
1 ----- COMPONENT logic unit: ----- 16 END mux;
2 LIBRARY ieee;
3 USE ieee.std logic 1164.all;
                                              1 ----- Project ALU (main code): ------
                                               2 LIBRARY ieee;
5 ENTITY logic unit IS
                                              3 USE ieee.std logic 1164.all;
    PORT ( a, b: IN STD LOGIC VECTOR (7 DOWNTO 0);
                                                 _____
           sel: IN STD LOGIC VECTOR (2 DOWNTO 0);
                                                 ENTITY alu IS
           x: OUT STD LOGIC VECTOR (7 DOWNTO 0));
                                                   PORT ( a, b: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
9 END logic unit;
                                                         cin: IN STD LOGIC;
10 -----
                                                         sel: IN STD LOGIC VECTOR(3 DOWNTO 0);
11 ARCHITECTURE logic unit OF logic unit IS
                                                         y: OUT STD LOGIC VECTOR(7 DOWNTO 0));
```

```
12 ARCHITECTURE alu OF alu IS
13 -----
     COMPONENT arith unit IS
     PORT ( a, b: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
           cin: IN STD LOGIC;
17
           sel: IN STD LOGIC VECTOR(2 DOWNTO 0);
           x: OUT STD LOGIC VECTOR(7 DOWNTO 0));
     END COMPONENT;
     COMPONENT logic unit IS
     PORT ( a, b: IN STD LOGIC VECTOR(7 DOWNTO 0);
23
           sel: IN STD LOGIC VECTOR(2 DOWNTO 0);
           x: OUT STD LOGIC VECTOR(7 DOWNTO 0));
24
     END COMPONENT;
     ______
     COMPONENT mux IS
     PORT ( a, b: IN STD LOGIC VECTOR(7 DOWNTO 0);
           sel: IN STD LOGIC;
           x: OUT STD LOGIC VECTOR(7 DOWNTO 0));
30
     END COMPONENT;
     ______
     SIGNAL x1, x2: STD LOGIC VECTOR(7 DOWNTO 0);
     U1: arith unit PORT MAP (a, b, cin, sel(2 DOWNTO 0), x1);
     U2: logic unit PORT MAP (a, b, sel(2 DOWNTO 0), x2);
     U3: mux PORT MAP (x1, x2, sel(3), y);
39 END alu;
40 -----
```

POUN CA DE POUN CA DE

Exercise ALU

Do the same previous exercise and use PACKAGE that contain all components. Recompile and simulate the results.



sel	Operation	Function	Unit
0000	y <= a	Transfer a	Arithmetic
0001	y <= a+1	Increment a	
0010	y <= a-1	Decrement a	
0011	y <= b	Transfer b	
0100	y <= b+1	Increment b	
0101	y <= b-1	Decrement b	
0110	y <= a+b	Add a and b	
0111	y <= a+b+cin	Add a and b with carry	
1000	y <= NOT a	Complement a	
1001	y <= NOT b	Complement b	Logic
1010	y <= a AND b	AND	
1011	y <= a OR b	OR	
1100	y <= a NAND b	NAND	
1101	y <= a NOR b	NOR	
1110	y <= a XOR b	XOR	
1111	y <= a XNOR b	XNOR	





END-PACKAGES and COMPONENTS SYSTEM DESIGN

It is time to integrate several circuits into a bigger system

VHDL

VHSIC HARDWARE
DESCRIPTION LANGUAGE