



D Flip-flop


Table of truth:



clk	D	Q	\overline{Q}
0	0	Q	\overline{Q}
0	1	Q	\overline{Q}
1	0	0	1
1	1	1	0

Reg RTL








Nomenclature for state

State_name (No.of candy dispatched,
Change to be returned)

Candy Vending Machine





Next state
Logic

- RTL Analysis
 - Elaboration Settings
 - Elaborated Design
 - Report DRC
 - Report Noise
 - Schematic
- Synthesis
 - Synthesis Settings
 - Run Synthesis
 - Open Synthesized Design
- Implementation

verilog_kss_2 - [G:/Introducton_to_verilog_2/FSM/verilog_kss_2/verilog_kss_2.xpr] - Vivado 2015.4

File Edit Flow Tools Window Layout View Help

Search commands

Ready

Flow Navigator

Elaborated Design - xc7a200tfbg676-2 (active)

Project Summary Schematic

5 Cells 6 I/O Ports 11 Nets

Properties


RTL Analysis

- Elaboration Settings
- Elaborated Design
 - Report DRC
 - Report Noise
 - Schematic
- Synthesis
 - Synthesis Settings
 - Run Synthesis
 - Open Synthesized Design
- Implementation

Design Runs

Current state Reg


```
graph LR
    current_state_i -- "S=1'b0 I0" --> RTL_MUX
    S_default_I1[S=default I1] -- "S=default I1" --> RTL_MUX
    RTL_MUX -- "O" --> current_state_reg[1:0]
    rst_n -- "rst_n" --> current_state_reg[1:0]
    clk -- "clk" --> current_state_reg[1:0]
    next_state[1:0] -- "D" --> current_state_reg[1:0]
    current_state_reg[1:0] -- "Q" --> current_state[1:0]_OBUF_inst
    current_state[1:0]_OBUF_inst -- "O" --> current_state[1:0]
```



Output
Combinational
Logic

- RTL Analysis
 - Elaboration Settings
 - Elaborated Design
 - Report DRC
 - Report Noise
 - Schematic
- Synthesis
 - Synthesis Settings
 - Run Synthesis
 - Open Synthesized Design
- Implementation


Top Module




Type here to search



06:09
13-12-2020



Try This
(Mealy
Machine)



Description for the processor

Perform ALU operations namely bitwise and, or, xor and negation

(00 -> AND , 01 -> OR , 10 -> XOR , 11-> Neg)

The instructions are 8 bit wide

Instruction encoding is as shown

1. AND R2,R1,R0 -----> 00100100

2. OR R3,R1,R0 -----> 01110100


Flow Navigator

Elaborated Design - xc7a200tfg676-2 (active)

Project Summary Schematic

8 Cells 5 I/O Ports 19 Nets

Next state
Logic using
nested if
else



RTL Analysis

Elaboration Settings

Elaborated Design

Report DRC

Report Noise

Schematic

Synthesis

Synthesis Settings

Run Synthesis

Open Synthesized Design

Implementation

Design Runs