

128K x 8 LOW POWER CMOS STATIC RAM

JULY 2008

FEATURES

- High-speed access time: 35, 45 nsLow active power: 100 mW (typical)
- Low standby power: 20 μW (typical) CMOS standby
- Output Enable (OE) and two Chip Enable (CE1 and CE2) inputs for ease in applications
- Fully static operation: no clock or refresh required
- TTL compatible inputs and outputs
- Single 5V (±10%) power supply
- Commercial, Industrial, and Automotive temperature ranges available
- Standard Pin Configuration:
 32-pin SOP/ 32-pin TSOP (Type 1)
- · Lead free available


DESCRIPTION

The *ISSI* IS62C1024AL/IS65C1024AL is a low power, 131,072-word by 8-bit CMOS static RAM. It is fabricated using high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices.

When CE1 is HIGH or CE2 is LOW (deselected), the device assumes a standby mode at which the power dissipation can be reduced by using CMOS input levels.

Easy memory expansion is provided by using two Chip Enable inputs, CE1 and CE2. The active LOW Write Enable (WE) controls both writing and reading of the memory.

FUNCTIONAL BLOCK DIAGRAM




Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.




PIN CONFIGURATION

32-Pin SOP



PIN CONFIGURATION

32-Pin TSOP (Type 1)



PIN DESCRIPTIONS

A0-A16	Address Inputs
CE1	Chip Enable 1 Input
CE2	Chip Enable 2 Input
ŌĒ	Output Enable Input
WE	Write Enable Input
1/00-1/0	7 Input/Output
VDD	Power
GND	Ground

OPERATING RANGE (IS62C1024AL)

Range	Ambient Temperature	V DD
Commercial	0°C to +70°C	5V ± 10%
Industrial	-40°C to +85°C	5V ± 10%

OPERATING RANGE (IS65C1024AL)

Range	Ambient Temperature	V DD
Automotive	-40°C to +125°C	5V ± 10%

TRUTH TABLE

Mode	\overline{WE}	CE1	CE2	ŌĒ	I/O Operation	VDD Current
Not Selected	Х	Н	Х	Х	High-Z	Isb1, Isb2
(Power-down)	Χ	Χ	L	Χ	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	Н	High-Z	Icc
Read	Н	L	Н	L	D оит	Icc
Write	L	L	Н	Х	Din	Icc



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V	
Тѕтс	Storage Temperature	-65 to +125	°C	
Рт	Power Dissipation	1.0	W	
Іоит	DC Output Current (LOW)	20	mA	

Notes:

CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit	
CIN	Input Capacitance	VIN = 0V	6	pF	
Соит	Output Capacitance	Vout = 0V	8	pF	

Notes:

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: $TA = 25^{\circ}C$, f = 1 MHz, VDD = 5.0V.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Options	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -1.0 \text{ mA}$	1	2.4	_	V
Vol	Output LOW Voltage	$V_{DD} = Min., I_{OL} = 2.1 \text{ mA}$		_	0.4	V
VIH	Input HIGH Voltage			2.2	V _{DD} + 0.5	V
VIL	Input LOW Voltage(1)			-0.5	0.8	V
I LI	Input Leakage	$GND \leq V IN \leq V DD$	Com.	-1	1	μA
			Ind.	-2	2	
			Auto.	-5	5	
ILO	Output Leakage	GND ≤ Vout ≤ Vdd	Com.	-1	1	μA
		$\overline{CE1} = V_{\mathbb{H}}, \text{ or }$	Ind.	-2	2	
		$CE2 = V_{IL}$, or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$	Auto.	-5	5	

Note:

VIH (max.) = VDD + 0.3V DC; VIH (max.) = VDD + 2.0V AC (pulse width -2.0 ns). Not 100% tested.

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

^{1.} VIL (min.) = -0.3V DC; VIL (min.) = -2.0V AC (pulse width -2.0 ns). Not 100% tested.



IS62C1024AL/IS65C1024AL

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-35	ns	-4	5 ns	
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Unit
Icc	Average operating	CE1 = VIL, CE2 = VIH	Com.	_	25			mA
	Current	$V_{IN} = V_{IH} \text{ or } V_{IL},$	Ind.	_	30			
		$I_{I/O}=0 \text{ mA}, f=0$	Auto.			_	35	
lcc1	VDD Dynamic Operating	VDD = Max., $\overline{CE1}$ = VIL	Com.	_	30			mA
	Supply Current	IOUT = 0 mA, f = fMAX	Ind.	_	35			
		VIN = VIH Or VIL	Auto.			_	40	
		CE2 = VIH	typ. ⁽²⁾	_	20			
Is _B 1	TTL Standby Current	V _{DD} = Max.,	Com.	_	1			mA
	(TTL Inputs)	$VIN = VIH \text{ or } VIL, \overline{CE1} \ge VIH,$	Ind.	_	1.5			
		or CE2 \leq VIL, f = 0	Auto.			_	2	
IsB2	CMOS Standby	V _{DD} = Max.,	Com.	_	5			μΑ
	Current (CMOS Inputs)	$\overline{CE1} \ge V_{DD} - 0.2V$, or	Ind.	_	10			
		$CE2 \leq 0.2V, V_{IN} \geq V_{DD} - 0.2V$	Auto.			_	45	
		or $V_{IN} \le V_{SS} + 0.2V$, $f = 0$	typ.(2)	_	4			

Note:

- 1. At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
- 2. Typical Values are measured at VDD = 5V, TA = 25°C and not 100% tested.

READ CYCLE SWITCHING CHARACTERISTICS(1) (Over Operating Range)

		-35 ns		-45 ns		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	35	_	45	_	ns
taa	Address Access Time	_	35	_	45	ns
t oha	Output Hold Time	3	_	3	_	ns
tACE1	CE1 Access Time	_	35	_	45	ns
tACE2	CE2 Access Time	_	35	_	45	ns
t DOE	OE Access Time	_	10	_	20	ns
tLZOE ⁽²⁾	OE to Low-Z Output	3	_	5	_	ns
thzoe(2)	OE to High-Z Output	0	10	0	15	ns
tLZCE1 ⁽²⁾	CE1 to Low-Z Output	3	_	5	_	ns
tLZCE2 ⁽²⁾	CE2 to Low-Z Output	3	_	5	_	ns
thzce ⁽²⁾	CE1 or CE2 to High-Z Output	0	10	0	15	ns

Notes

^{1.} Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0.6 to 2.4V and output loading specified in Figure 1a.

^{2.} Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.



ACTEST CONDITIONS

Parameter	Unit
Input Pulse Level	0.6V to 2.4V
Input Rise and Fall Times	5 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1a and 1b

ACTEST LOADS




Figure 1a.





Figure 1b.


AC WAVEFORMS

READ CYCLE NO. 1^(1,2)





READ CYCLE NO. 2^(1,3)



Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , $\overline{CE1} = V_{IL}$, $CE2 = V_{IH}$.
- 3. Address is valid prior to or coincident with $\overline{CE1}$ LOW and CE2 HIGH transitions.

WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range, Standard and Low Power)

		-35 ns		-45 ns	
Symbol	Parameter	Min.	Max.	Min. Max.	Unit
twc	Write Cycle Time	35	_	45 —	ns
tsce1	CE1 to Write End	25	_	35 —	ns
tsce2	CE2 to Write End	25	_	35 —	ns
taw	Address Setup Time to Write End	25	_	35 —	ns
t HA	Address Hold from Write End	0	_	0 —	ns
t sa	Address Setup Time	0	_	0 —	ns
tpwe ⁽⁴⁾	WE Pulse Width	25		35 —	ns
tsd	Data Setup to Write End	20	_	25 —	ns
thd	Data Hold from Write End	0	_	0 —	ns
thzwe ⁽²⁾	WE LOW to High-Z Output	_	10	 15	ns
tLZWE ⁽²⁾	WE HIGH to Low-Z Output	3	_	5 —	ns


Notes:

- 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0.6 to 2.4V and output loading specified in Figure 1a.
- 2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. The internal write time is defined by the overlap of CE1 LOW, CE2 HIGH and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 4. Tested with OE HIGH.




AC WAVEFORMS

WRITE CYCLE NO. 1 (WE Controlled)(1,2)



WRITE CYCLE NO. 2 (CE1, CE2 Controlled)(1,2)



Notes:

- 1. The internal write time is defined by the overlap of CE1 LOW, CE2 HIGH and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if $\overline{OE} = V_{IH}$.




DATA RETENTION SWITCHING CHARACTERISTICS


Symbol	Parameter	Test Condition		Min.	Тур.	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		2.0		5.5	V
IDR	Data Retention Current	$V_{DD} = 2.0V, \overline{CE1} \ge V_{DD} - 0.2V$ or $CE2 \le 0.2V$	Com. Ind.	_	_	5 10	μA
		$V_{\text{IN}} \geq V_{\text{DD}} - 0.2V, \text{or} V_{\text{IN}} \leq V_{\text{SS}} + 0.2V$	Auto.	_	_	45	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0		_	ns
trdr	Recovery Time	See Data Retention Waveform		t RC		_	ns

Note:

DATA RETENTION WAVEFORM (CE1 Controlled)



DATA RETENTION WAVEFORM (CE2 Controlled)



^{1.} Typical Values are measured at $V_{DD} = 5V$, $T_A = 25^{\circ}C$ and not 100% tested.



ORDERING INFORMATION: IS62C1024AL

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
35	IS62C1024AL-35Q	Plastic SOP
35	IS62C1024AL-35T	TSOP, Type 1

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
35	IS62C1024AL-35QI	Plastic SOP
35	IS62C1024AL-35QLI	Plastic SOP, Lead-free
35	IS62C1024AL-35TI	TSOP, Type 1
35	IS62C1024AL-35TLI	TSOP, Type 1, Lead-free

ORDERING INFORMATION: IS65C1024AL

Automotive Range: -40°C to +125°C

Speed (ns)	Order Part No.	Package
45	IS65C1024AL-45QA3	Plastic SOP
45	IS65C1024AL-45QLA3	Plastic SOP, Lead-free
45	IS65C1024AL-45TA3	TSOP, Type 1
45	IS65C1024AL-45TLA3	TSOP, Type 1, Lead-free



