



D3V3P_FPGA

U1-3




BANK14
XC7K70T-FB(G)676









D3V3P_FPGA

U1-4




BANK15
XC7K70T-FB(G)676




Title		
FPGA_EMIF		
Size	Document Number	Rev
A3	2014110001	2.0
Date:	Tuesday, October 10, 2017	Sheet 4 of 35

SPI_SSN
SPI_CLOCK
SPI_MOSI

INIT_B
DONE




Title		
FPGA_CONFIG		
Size	Document Number	Rev
A3	2014110001	2.0
Date:	Tuesday, October 10, 2017	Sheet 5 of 35




TR_CH_D[0:15]
HVMUX_DIN
HVMUX_EN
HVMUX_CLK

PRB_EL_D[0:63]
HVMUX_DOUT


HVMUX01




HVMUX02





HVMUX03




HVMUX04








Title		
MOJUK_HVMUX16		
Size	Document Number	Rev
A4	2014120002	0.1
Date:	Tuesday, October 10, 2017	Sheet 11 of 35



Title			MOJUK_HVMUX16		
Size	A4	Document Number			Rev
		2014120002			0.1
Date:	Tuesday, October 10, 2017			Sheet	12 of 35



Title			MOJUK_HVMUX16		
Size	A4	Document Number			Rev
		2014120002			0.1
Date:	Tuesday, October 10, 2017			Sheet	13 of 35



PRB_EL_D[0:63]

PRBA_EL_D[0:63]














TXCL

I2C_SCL


I2C_SDA




PRBA_ID read
: 0100000 (0x20)






Title		
DLP_CONNECTOR_A PORT		
Size	Document Number	Rev
Custom32CH_TI_BOARD_V1		<RevC
Date:	Tuesday, October 10, 2017	Sheet 14 of 35







CW_IP_AMPINP
CW_IP_AMPINN
CW_QP_AMPINP
CW_QP_AMPINN


SCW_ISUM
SCW_QSUM






Merge




Title		
<Title>		
Size	Document Number	Rev
Custom	<Doc>	<RevCode>
Date:	Tuesday, October 10, 2017	Sheet 17 of 35








U25A




FX3_121_BUMP_4

U25B










FX3_121_BUMP_4


U25C







FX3_121_BUMP_4













I2C_SCL
I2C_SDA





Board	Temperature I2C Address
FE	1001000



Board	Board ID EEPROM I2C Address
FE	1010000



I2C_SCL
I2C_SDA



CW & VMON Control register setting
: 0100111(0x27)



Title			<Title>		
Size	Document Number				Rev
A3	<Doc>				<RevC>
Date:	Tuesday, October 10, 2017				Sheet 28 of 35

CW_PWR_CTRL[0:3]

POWER_FILTER

91 POWER_FILTER

POWER_PLS & HVMUX

92 POWER_PLS & HVMUX

POWER_AFE5816

93 POWER_AFE5816

POWER_CW

94 POWER_CW

POWER_FPGA & USB & ETC


95 POWER_FPGA & USB & ETC

POWER_CONTROL



96 POWER_CONTROL





CW_PWR_CTRL[0:3]





CW_PWR_CTRL[0:3]




Title			
ATTO FE BOARD_POWER			
Size	Document Number		Rev
A4	2015060001		MP
Date:	Tuesday, October 10, 2017		Sheet 29 of 35












Support Power for VREF (ADC1601)







Support Power for REF (ADC1601)



Support Power for CW ADC DVDD & IOVDD



Title		
ATTO_POWER		
Size	Document Number	Rev
A3	2015080004	MP
Date:	Tuesday, October 10, 2017	Sheet 33 of 35



Title			
ATTO FE BOARD_POWER FPGA			
Size	Document Number		Rev
A3	2015060001		MP
Date:	Tuesday, October 10, 2017	Sheet	34 of 35

CW_PWR_CTRL[0:3] PWRCTL[0:3]

PWRCTL0	PWRCTL1	PWRCTL2	PWRCTL3	Function
0	1	1	0	supply +30/-30V
0	0	1	1	supply CW power
1	0	0	1	+/- High voltage discharge

