


MOJUK\_HVMUX Document Number

Thursday, September 21, 2017 Sheet

2014120002

Rev 0.1

Size A3



OUT8 IN9 OUT9 IN10

TR\_CH\_D[0:15]


HVMUX\_CLK

HVMUX\_DIS HVMUX\_CLR

HVMUX\_/LE HVMUX\_DIN

		LIAD			
		U1B			
TR_CH_D8	B1	IN32	10140	C8	TR_CH_D12
PRB_EL_D8	B2	OUT32	IN48 OUT48	C7	PRB_EL_D12
	C2	IN33	00148 IN49	В7	
PRB_EL_D24	C1	OUT33	OUT49	B8	PRB_EL_D28
	D1	IN34	IN50	A10	
PRB_EL_D40	D2	OUT34	OUT50	A9	PRB_EL_D44
	E2	INT35	IN51	B9	
PRB_EL_D56	E1	OUT35	OUT51	B10	PRB_EL_D60
TR_CH_D9	E4	IN36	IN52	C10	TR_CH_D13
PRB_EL_D9	E3	OUT36	OUT52	C9	PRB_EL_D13
(	D3	IN37	IN53	D9	
PRB_EL_D25	D4	OUT37	OUT53	D10	PRB_EL_D29
555 EL 544	C4	IN38	IN54	E10	555 EL 545
PRB_EL_D41	C3	OUT38	OUT54	E9	PRB_EL_D45
DDD 51 D55	B3	IN39	IN55	E12	DDD 51 D04
PRB_EL_D57	B4	OUT39	OUT55	E11	PRB_EL_D61
TR_CH_D10	A4	IN40	IN56	D11	TR_CH_D14
PRB_EL_D10	A3	OUT40	OUT56	D12	PRB_EL_D14
DDD EL DOC	A6	IN41	IN57	C12	DDD EL D00
PRB_EL_D26	A5	OUT41	OUT57	C11	PRB_EL_D30
DDD EL D40	B5	IN42	IN58	B11	DDD EL DAG
PRB_EL_D42	B6	OUT42	OUT58	B12 A12	PRB_EL_D46
PRB EL D58	C6	IN43	IN59		PRB EL D62
TR CH D11	C5	OUT43	OUT59	A11 B13	TR CH D15
PRB EL D11	D5 D6	IN44	IN60	B13	PRB EL D15
FND_EL_UII	E6	OUT44	OUT60	C14	LKD_EL_D12
PRB EL D27	E5	IN45	IN61	C14 C13	PRB EL D31
FND_EL_DZI		OUT45	OUT61	D13	FND_EL_D31
PRB EL D43	E8 E7	IN46	IN62		PRB EL D47
FND_EL_D43	E/	OUT46	OUTES	D14	FND_EL_D47





SPI\_SSN SPI\_CLOCK SPI\_MOSI D3.3V\_FPGA D3.3V\_FPGA D2.5V\_FPGA L1 C888 =10pF 1005/50V/10% BLM21PG221SN1 R16 330 1.25V C11 =10nF 1005/50V/10% C10 10nF= 1005/50V/10% R18 330 1005/1% D3.3V\_FPGA D3.3V\_FPGA J3

> D3.3V\_FPGA R30 4.7K/DNI M0 R32 1005/1% 4.7K/DNI M2 R35 1005/1% 0/DNI

BOX-HEADER-14P,2mm/SMD

Slave serial


BANK 0 XC7K70T-FB(G)676


M[2:0] = 1 1 1 (Default setting --> internal pull up resistors)


D3.3V\_FPGA


FPGA\_CFG\_CLK은via hole 이 아닌 point to point로연결


FPGA\_CONFIG Document Number

























ATTO FE BOARD\_POWER DIGITAL Document Number 2015060001 Rev MP Friday, September 22, 2017







Friday, September 22, 2017


Document Number

2015060001


Rev MP


























CLKP\_1X CLKM\_16X CLKM\_16X ADC\_SCLK ADC\_SDATA ADC\_SEN TGC\_UP\_DN TGC\_SLOPE TX\_TRIG AFE\_RESET PDN\_CLOBAL

PLS\_DATA\_P[0:15
PLS\_DATA\_N[0:15
PLS\_SYS\_CLKP
PLS\_SYS\_CLKN
PLS\_CLKN
PLS\_CLKN
PLS\_ENABLE\_P
PLS\_ENABLE\_N
PLS\_TRIGER\_N
PLS\_TRIGER\_N
PLS\_TRIGESET

