higher abstraction

Verified assembly, fabrication-ready

GDS (interposer + chiplets) + assembly-DRC report / pass-fail verdict

IHP Open ADK

the meta-layer: it governs how chiplets are assembled, not how they are designed

Adapters: the bridge

interposer adapter · where chiplet attachment lands

interconnect adapter · method pitch and spacing

the only place a fab layer number is named

Shared registries + schemas

rule_params · interconnect · boundary manifest · layers

one source of truth for every stage

a JSON schema validates each one

ASSEMBLY VERIFICATION HAS TWO AXES, AND NEITHER SUBSUMES THE OTHER

Geometric axis: assembly DRC

SHIPPED IN THIS RELEASE

ASM.* placement

overlap · spacing · area · attachment

IXN.* interconnect

spacing · pitch · cross-method

Connectivity axis: assembly LVS

IN SCOPE, NOT IN THIS RELEASE

reference · the system netlist

die pins and the nets that join them

implementation · the placed layouts

pad landings plus interposer routing

Both axes read one assembly description: .chiplet placement + <gds>.boundaries.json manifest

Ordinary PDKs: the ADK sits one layer above these and never touches their fab rules

Chiplet PDKs

several technologies

dies are verified silicon

Interposer PDK

IHP IntM4TM2

layers, DRC rules

Interconnect PDK

Cu-pillar / micro-bump

methods (pitch, spacing)

A PDK is to a single chip what the ADK is to a multi-chip assembly.