
# **MARTIn Bonding Plan**



## LEFT SIDE

- 1: IOVDD
- 2: Ifsr\_out
- 3: shreg\_in
- 4: aux\_enable
- 5: wr\_enable
- 6: rst
- 7: clk
- 8: VDD

#### **BOTTOM SIDE**

- 13: data\_out[0]
- 14: data\_out[1]
- 15: data\_out[2]
- 16: data\_out[3]
- 17: data\_out[4]
- 18: data\_out[5]
- 19: data\_out[6]
- 20: data\_out[7]

#### **RIGHT SIDE**

- 25: VSS
- 26: reg\_addr[0]
- 27: reg\_addr[1]
- 28: reg\_addr[2]
- 29: out\_select[0]
- 30: out\_select[1]
- 31: shreg\_out
- 32: IOVSS

### **TOP SIDE**

- 37: data\_in[0]
- 38: data\_in[1]
- 39: data\_in[2]
- 40: data\_in[3]
- 41: data\_in[4]
- 42: data\_in[5]
- 43: data\_in[6]
- 44: data\_in[7]