Code Generation – II Scheduling, Instruction Selection

Nikhil Hegde

Compiler Optimizations in LLVM Lecture series @ QUALCOMM Inc.

Compiler phases so far...

Analysis, Pattern matching Machine independent analysis, optimizations

Code generation for a target machine

Machine dependent analysis and optimizations

LLVM Code Generator Steps

- Instruction Selection
 - LLVM IR -> DAG
- Scheduling and Formation
 - determine a schedule for DAG nodes
- SSA-based Machine Code Optimization
 - e.g. peephole optimizations
- Register Allocation
 - Unlimited virtual registers to limited machine registers. Introduce spill code if required.
- Prolog/Epilog Code generation
 - Function call conventions, frame pointer elimination
- Late Machine Code Optimization
 - Spill code scheduling, peephole optimizations
- Code Emission
 - Assembler code or direct machine code

Recap: Instruction Selection

- Build Initial DAG
- 2. Optimize Initial DAG
- 3. Legalize SelectionDAG Types
- 4. Optimize Selection DAG
- Legalize SelectionDAG Operations
- 6. Optimize SelectionDAG
- 7. Select Instructions from SelectionDAG (also called DAG to DAG)
- Selection DAG scheduling and Formation

Last class: What each step does

This class: how are 7 and 8 done

Recap: Legalize Type

```
Optimized lowered selection DAG: %bb.0 'foo:'
   Selection DAG has 15 nodes:
3.
      t0: ch,glue = EntryToken
      t2: i32,ch = CopyFromReg t0, Register:i32 %0
4.
5.
               t3: i16 = truncate t2
6.
             t5: i16 = add t3, Constant:i16<5>
7.
          t8: i1 = setcc t5, Constant:i16<6>, setugt:ch
        t10: i32 = select t8, t2, Constant: i32<9>
8.
      t13: ch,glue = CopyToReg t0, Register:i32 $eax, t10
9.
10.
      t14: ch = X86ISD::RET GLUE t13, TargetConstant:i32<0>, Register:i32 $eax, t13:1
1. Type-legalized selection DAG: %bb.0 'foo:'
   Selection DAG has 17 nodes:
3.
     t0: ch,glue = EntryToken
4.
      t2: i32,ch = CopyFromReg t0, Register:i32 %0
5.
                 t3: i16 = truncate t2
6.
               t5: i16 = add t3, Constant:i16<5>
7.
             t15: i8 = setcc t5, Constant:i16<6>, setugt:ch
8.
          t18: i8 = and t15, Constant:i8<1>
9.
        t10: i32 = select t18, t2, Constant: i32<9>
```

t14: ch = X86ISD::RET GLUE t13, TargetConstant:i32<0>, Register:i32 \$eax, t13:1

t13: ch,glue = CopyToReg t0, Register:i32 \$eax, t10

10.

11.

Recap: Legalize Type

- Promotion
- Expansion
- Soften
- Split vector
- Widen vector

Recap:Legalize Operation

```
1. Type-legalized selection DAG: %bb.0 'foo:'
                                                         define i32 @foo(i32 %v) {
                                                           %lo = trunc i32 %v to i16
   Selection DAG has 17 nodes:
                                                           %p = add i16 %lo, 5
3.
     t0: ch,glue = EntryToken
                                                           c = icmp ugt i16 pg, 6
                                                           %r = select i1 %c, i32 %v, i32 9
     t2: i32,ch = CopyFromReg t0, Register:i32 %0
4.
                                                           ret i32 %r
5.
                 t3: i16 = truncate t2
6.
               t5: i16 = add t3, Constant:i16<5>
7.
             t15: i8 = setcc t5, Constant:i16<6>, setugt:ch
8.
          t18: i8 = and t15, Constant:i8<1>
9.
        t10: i32 = select t18, t2, Constant: i32<9>
     t13: ch,glue = CopyToReg t0, Register:i32 $eax, t10
10.
11.
      t14: ch = X86ISD::RET_GLUE t13, TargetConstant:i32<0>, Register:i32 $eax, t13:1

    Legalized selection DAG: %bb.0 'foo:'

2. Selection DAG has 15 nodes:
3.
     t0: ch,glue = EntryToken
     t2: i32,ch = CopyFromReg t0, Register:i32 %0
4.
5.
                    t3: i16 = truncate t2
6.
                 t5: i16 = add t3, Constant:i16<5>
7.
             t20: i16,i32 = X86ISD::SUB t5, Constant:i16<7>
8.
          t23: i32 = X86ISD::CMOV Constant:i32<9>, t2, TargetConstant:i8<3>, t20:1
9.
     t13: ch,glue = CopyToReg t0, Register:i32 $eax, t23
10.
      t14: ch = X86ISD::RET_GLUE t13, TargetConstant:i32<0>, Register:i32 $eax, t13:1
```

Recap: Legalize Operation

- Expansion
- LibCall
- Promotion
- Custom

Instruction Scheduling

Instruction Scheduling - Considerations

- Gather constraints on schedule:
 - Data dependences between instructions
 - Resource constraints
- Schedule instructions while respecting constraints
 - List scheduling
 - Height-based heuristic

Representing constraints

- Dependence constraints and resource constraints limit valid orders of instructions
- Instruction scheduling goal:
 - For each instruction in a program (basic block), assign it a scheduling slot
 - Which functional unit to execute on, and when
 - As long as we obey all of the constraints
- So how do we represent constraints?


Data dependence graph

- Graph that captures data dependence constraints
- Each node represents one instruction
- Each edge represents a dependence from one instruction to another
- Label edges with instruction latency (how long the first instruction takes to complete → how long we have to wait before scheduling the second instruction)


- ADD takes I cycle
- MUL takes 2 cycles
- LD takes 2 cycles
- ST takes I cycle

LD A, R I LD B, R2 R3 = R I + R2 LD C, R4 R5 = R4 * R2 R6 = R3 + R5 ST R6, D

LD A, R I LD B, R2 R3 = R1 + R2 LD C, R4 R5 = R4 * R2 R6 = R3 + R5 ST R6, D



- MUL takes 2 cycles
- LD takes 2 cycles
- ST takes I cycle



14

Reservation tables

- Represent resource constraints using reservation tables
- For each instruction, table shows which functional units are occupied in each cycle the instruction executes
 - # rows: latency of instruction
 - # columns: number of functional units
 - T[i][j] marked

 functional unit j occupied during cycle i
 - Caveat: some functional units are pipelined: instruction takes multiple cycles to complete, but only occupies the unit for the first cycle
- Some instructions have multiple ways they can execute: one table per variant

- Two ALUs, fully pipelined
- One LD/ST unit, not pipelined
- ADDs can execute on ALU0 or ALU1
- MULs can execute on ALU0 only

- ADD takes I cycle
- MUL takes 2 cycles
- LD takes 2 cycles
- ST takes I cycle

LOADs and STOREs both occupy the LD/ST unit

ALU0	ALU1	LD/ST

- Two ALUs, fully pipelined
- One LD/ST unit, not pipelined

ALU0	ALU1	LD/ST

- Two ALUs, fully pipelined
- One LD/ST unit, not pipelined
- ADDs can execute on ALU0 or ALU1

- ADD takes I cycle
- MUL takes 2 cycles
- LD takes 2 cycles
- ST takes I cycle

ALU0	ALU1	LD/ST
Х		

ALU0	ALU1	LD/ST
	Х	

ADD (1)

ADD (2)

- Two ALUs, fully pipelined
- One LD/ST unit, not pipelined
- ADDs can execute on ALU0 or ALU1
- MULs can execute on ALU0 only

ALU0	ALU1	LD/ST
X		

MUL

- ADD takes I cycle
- MUL takes 2 cycles
- LD takes 2 cycles
- ST takes I cycle

- Two ALUs, fully pipelined
- One LD/ST unit, not pipelined
- ADDs can execute on ALU0 or ALU1
- MULs can execute on ALU0 only
- LOADs and STOREs can execute on LD/ST unit only


- ADD takes I cycle
- MUL takes 2 cycles
- LD takes 2 cycles
- ST takes I cycle

ALU0	ALU1	LD/ST
		Х
		X

ALU0	ALU1	LD/ST
		Х

LOAD

STORE



LOAD ALUI LD/ST

ADD(2) ALUI LD/ST X


STORE ALU0 ALU1 LD/ST

MUL X LD/ST

Can use reservation tables to see if instructions can be scheduled: see if tables overlap

MUL still takes two cycles. Since ALU is fully pipelined, only occupies the ALU for 1

Using tables



ALUI LD/ST ALU0 LOAD X X

LD/ST ALU0 **ALUI** ADD(2)X

STORE

LD/ST ALU0 **ALUI** X

MUL

ALU0	ALUI	LD/ST
Х		

Which of the sequences below are valid?

= run instructions in same cycle

; = move to next cycle

ADD | ADD ✓ ADD | MUL ✓ MUL | MUL

MUL; MUL | ADD ✓ LOAD | MUL ✓ STORE; LOAD ✓

LOAD; STORE x

Scheduling

- Can use these constraints to schedule a program
- Data dependence graph tells us what instructions are available for scheduling (have all of their dependences satisfied)
- Reservation tables help us build schedule by telling us which functional units are occupied in which cycle

List scheduling

- 1. Start in cycle 0
- 2. For each cycle
 - Determine which instructions are available to execute
 - 2. From list of instructions, pick one to schedule, and place in schedule
 - If no more instructions can be scheduled, move to next cycle

Cycle	ALU0	ALUI	LD/ST
0			
I			
2			
3			
4			
5			
6			
7			
8			
9			
10			

List scheduling - Example

1, 2, 4

Cycle # Available Scheduled Completed Instruction(s) Instruction(s)

3

4

5

6

1*

- 1. LD A, R1
- 2. LD B, R2
- 3. R3 = R1 + R2

4. LD C, R4	1	2,4		
5. R5 = R4 * R2	2	2, 4	2*	
6. $R6 = R3 + R5$	3	4		
7. ST R6, D	4	3,4	3,4	
	5			
(LD A R1) (LD B R2) (LD C R4)	6	5	5	
R3 = R1 + R2 $R5 = R4 * R2$	7			
$\frac{1}{2}$	8	6	6	
R6 = R3 + R5	9	7	7	
1	10			
ST R6 D				

*an instruction from the list of available instructions is picked at random and scheduled

List scheduling

I.LDA,RI

2. LD B, R2

3.R3 = RI + R2

4. LD C, R4

5. R5 = R4 * R2

6.R6 = R3 + R5


7. ST R6, D

Cycle	ALU0	ALUI	LD/ST
0			I
I			I
2			2
3			2
4	3		4
5			4
6	5		
7			
8	6		
9			7
10			

Height-based scheduling

- Important to prioritize instructions
 - Instructions that have a lot of downstream instructions dependent on them should be scheduled earlier
- Instruction scheduling NP-hard in general, but heightbased scheduling is effective
- Instruction height = latency from instruction to farthest-away
 - Leaf node height = instruction latency
 - Interior node height = max(heights of children + instruction latency)
- Schedule instructions with highest height first

Computing heights



(6)

Height-based list scheduling

1. LD A, R I 2. LD B, R2 3. R3 = R1 + R2 4. LD C, R4 5. R5 = R4 * R2 6. R6 = R3 + R5 7. ST R6, D

Cycle	ALU0	ALUI	LD/ST
0			2
I			2
2			4
3			4
4	5		1
5			1
6	3		
7	6		
8	7		
9			
10			

Specifying Resource Constraints in LLVM

```
// From Ilvm/lib/Target/RISCV/RISCVInstrInfoM.td.
def DIV: ALU rr<0b0000001, 0b100, "div">, Sched<[WriteIDiv, ReadIDiv, ReadIDiv]>;
// Integer division def : WriteRes<WriteIDiv, [SiFive7PipeB, SiFive7IDiv]> {
  let Latency = 66;
  let ReleaseAtCycles = [1, 65];
def SiFiveP600IEXQ0 : ProcResource<1>;
def SiFiveP600IEXQ1 : ProcResource<1>;
def SiFiveP600IEXQ2 : ProcResource<1>;
def SiFiveP600IEXQ3 : ProcResource<1>;
def SiFiveP600IntArith: ProcResGroup<[SiFiveP600IEXQ0, SiFiveP600IEXQ1,
SiFiveP600IEXQ2, SiFiveP600IEXQ3]>;
// Integer arithmetic and logic def: WriteRes<WriteIALU,
[SiFiveP600IntArith]>;
                       https://myhsu.xyz/llvm-sched-model-1/
```

Specifying Resource Constraints in LLVM

Additional specifications

```
// Only one Branch unit. def BR :
ProcResource<1> {
    let BufferSize = 16;
}


def SiFiveP600Model : SchedMachineModel {
    let IssueWidth = 4; // 4 micro-ops are dispatched per cycle.
    let MicroOpBufferSize = 150; // Max micro-ops that can be buffered.
    ...
}
```

Excellent reference: https://myhsu.xyz/llvm-sched-model-1.5/

From Optimize2 to Instruction Selection in SelectionDAG: Tablegen files

```
// from: X86RegisterInfo.td
//Define a class for 32-bit floating-point registers (XMM)
def XMM0 : X86Reg<0, "xmm0">;
def XMM1 : X86Reg<1, "xmm1">;
def XMM31 : X86Reg<31, "xmm31">;
// Register class grouping all 32-bit float registers
def FR32: RegisterClass<"X86", [f32], 32, (sequence "XMM%u", 0, 31)>;
//from: X86InstrSSE.td
def DIVSSrr:
 SDI<0x5E, MRMSrcReg, (outs FR32:$dst), (ins FR32:$src1, FR32:$src2),
   "divss\t{$src2, $dst|$dst, $src2}",
   [(set FR32:$dst, (fdiv FR32:$src1, FR32:$src2))]>;
```






t13: f32 = DIVSSrr nofpexcept t2, t4

C++ code generation

set FR32:\$dst, (fdiv FR32:\$src1, FR32:\$src2)) if (N->getOpcode() == ISD::FDIV && N->getValueType(0) == MVT::f32) { SDValue Op0 = N->getOperand(0); SDValue Op1 = N->getOperand(1); if (isRegisterClass(Op0, FR32) && isRegisterClass(Op1, FR32)){ ReplaceNode(N, CurDAG->getMachineNode(X86::DIVSSrr, DL, MVT::f32, Op0, Op1)); return;



DAG Traversal for performing Step 7

1. Start at the **root node** (RET GLUE).

t9

- Recursively visit all operands until reaching leaf **nodes** (constants, frame indices, registers, etc.).
- At each node, attempt to match patterns defined in TableGen:
 - The matcher tests if the current node and its children match any instruction's pattern.
- If a match is found: Replace the node (and possibly its subgraph) with one corresponding to the target instruction.
- 5. If no pattern matches: Use fallback selection to expand into simpler operations or lower it into libCall sequences.
- 6. Continue bottom-up until the root is fully selected.

Using Tablegen for Specifying...

- Instructions
- Operands
- Registers
- Calling conventions
- Scheduler models
- Target-specific features
- Intrinsics
- IR patterns for pattern matching (e.g., in SelectionDAG)

Motivation for GloballSel

- Performance
 - Avoid DAG
- Operate at Function Granularity
- Modular