Weekly Report

# Targets

## Urgent

* Randomly selecting a node, compute its care set, change its care set, synthesize the local circuit, evaluate its area and error rate, accept it with a certain probability.

## Important

* Use approximate confidence interval / hypothesis testing of Bernoulli experiments to evaluate the accuracy of error rate.
* Trade off the accuracy of batch error estimation for speed (even directly use Su’s equation to update Boolean difference), perhaps use hypothesis testing to evaluate the accuracy.
* Combine the simulation of circuits with the simulation of Monte Carlo Tree Search. In other words, in one loop of Monte Carlo Tree Search, merge logic simulation and playout (only simulate circuit once and playout once).
* Represent circuit with AIG because of more potential LAC candidates. For each round, select one or more input wires and replace them with constant 0 or 1. Consider how to combine Wu’s method (choose a subset of input wires and substitute).
* Accelerate Approximate Logic Synthesis Ordered by Monte Carlo Tree Search: reuse the result of batch error estimation in playout.
* How DC affects BDD
* Induce DC with PLA files

## Worth Trying

* Enhance default policy with greedy approach or field domain knowledge.
* In expansion process of MCTS, expand more than one layers.
* Tune parameters in MCTS.
* Perform greedy flow on leaves of the final Monte Carlo Search Tree.
* Combine beam search and MCTS.

## Potential Topics

* Relationship between power simulation and logic simulation.
* Combine Binarized Neural Network with approximate computing.
* Relationship between Boolean network and Bayesian Network.
* Approximate TMR.

# Progress


## Count #Literals for Su’s work

See “./single-selection-result-20190319.xls”

## Attempt on Don’t Care Based ALS

Currently, I modify the “mfs” command. The framework is listed below:

1. Select a node . (Currently in topological order)
2. Collect the window for , whose inputs are primary inputs $\mathtt x$, outputs $\mathtt z$ are nodes in ’s fanout cone.
3. Build a miter $O(\mathtt x)$ for .
4. Set approximate don’t care assignments by change the miter. (which will be discussed later)
5. Build the SAT problem.
6. Solve SAT, find interpolation and change the circuit.
7. If exists other unprocessed node, return to 1.



## How to Add Approximate DC assignments

For a miter,

$$O(\mathtt x) = 0, \mathtt x \in DC\ set$$

$$O(\mathtt x) = 1, \mathtt x \in care\ set$$

We want to set an assignment $\hat{\mathtt x} = x\_1 x\_2 \dots x\_n$ as don’t care, where .

Then for $\mathtt x = \hat{\mathtt x}$, $\hat{O}(\mathtt x) = 0$, for $\mathtt x \neq \hat{\mathtt x}$, $\hat{O}(\mathtt x) = O(\mathtt x)$. So

$$\hat O(\mathtt x) = \bar{\hat{\mathtt x}} O(\mathtt x)$$

## Test on c880

Since the approximate DCs are directly added on primary inputs, the number of approximate DCs decides an upper bound of error rate.

where is the number of primary input.

For c880, .

|  |  |  |  |
| --- | --- | --- | --- |
| m | er | area | time/s |
| 0 | 0 | 607 | 0.189 |
| 1 | 0.000000014 | 589 | 0.207 |
| 10 | 0.000000149 | 594 | 0.241 |
| 100 | 0.000001490 | 553 | 0.595 |
| 1000 | 0.000014901 | 532 | 5.452 |
| 10000 | 0.000149012 | 408 | 70.104 |

It seems to be promising, compared to area of 506 under 5% error rate in Wu’s result.

Time increases as grows because of the number of clauses in SAT solver increases. I have two techniques to solve it:

* Synthesize the approximate DCs clauses before adding to a solver.
* Limit the input of the miter window. (But how to assess the error rate)