## Digital circuits and logical design 数字电路与逻辑设计

### **6 Functions of Combinational Logic**

第六章 组合逻辑电路的功能模块

- 6-1 Basic Adders
- **Parallel Binary Adders**
- Ripple Carry versus Look-Ahead Carry Adders
- Comparators
- Decoders
- **Encoders**
- **Code Converters**
- Multiplexers (Data Selectors)
- **Demultiplexers**
- 6-10 Parity Generators/Checkers

### 6-1 Basic Adders


#### 6.1.1 the Half-Adder

A half-adder adds two bits and produces a sum and a carry output.



The operations are performed by a logic circuit called a half-adder.

The half-adder accepts two binary digits on its inputs and produces two binary digits on its outputs, a sum bit and a carry bit.



Notice that the output carry (Cout) is a 1 only when both A and B are 1s; therefore, Cout can be expressed as the AND of the input variables.


$$C_{\scriptscriptstyle OUT} = A\,B$$


Now observe that the sum  $output(\sum)$  is a 1 only if the input variables, A and B, are not equal. The sum can therefore be expressed as the exclusive-OR of the input variables.

$$\Sigma = A\overline{B} + \overline{A}B = A \oplus B$$

#### 6.1.2 the Full-Adder

The basic difference between a full-adder and a half-adder is that the full-adder accept an input carry. A logic symbol for a full-adder is





OUTPUT


1 0


0

0

0

0





#### 6-2 Parallel Binary Adders

A single full-adder is capable of adding two 1-bit numbers and an input carry. To add binary numbers with more than one bit, additional full-adders must be used. When one binary number is added to another, each column generates a sum bit and a 1 or 0 carry bit to the next column to the left, as illustrated here with 2-bit numbers.




To add two binary numbers, a full-adder is required for each bit in the numbers. So for 2-bit numbers, two adders are needed; for four-bit numbers, four adders are used; and so on.

The carry output of each adder is connected to the carry input of the next higher-order adder, as shown in Figure 6-7 for a 2-bit adder. Notice that either a half-adder can be used for the least significant position or the carry input of a full-adder can be made 0 (grounded) because there is no carry input to the least significant bit position.

Figure 6-7 Block diagram of a basic 2-bit paralel adder using two full-adder.


图6-7基本二位并行加法 器的框图。



In Figure 6-7 the least significant bits(LSB) of the two numbers are represented by A1 and B1. The next higher-order bits are represented by A2 and B2. The three sum bits are  $\sum 1, \sum 2$  and  $\sum 3$ . Notice that the output carry from the left-most full-adder becomes the most significant bit(MSB) in the sum, $\sum 3$ .

#### Example

Determine the sum generated by the 3-bit parallel adder in Figure 6-8 and shown the intermediate carries when the binary numbers 101 and 011 are being added.




The LSBs of the two numbers are added in the right-most full-adder. The sum bits and the intermediate carries are indicated in blue in Figure 6-8.

What are the sum outputs when 111 and 101 are added by the 3-bit parallel adder?

#### Four-Bit Parallel Adder 四位并行加法器

A group of four bits is called a nibble.

A basic 4-bit parallel adder is implemented with four full-adder stages as shown in Figure 6-9.



In keeping with most manufactures' data sheets, the input labeled Co is the input carry to the least significant bit adder; C4 in the case of four bits, is the output carry of the most significant bit adder; and  $\Sigma 1$  (LSB) through  $\Sigma 4$  (MSB) are the sum outputs. The logic symbol is shown in Figure 6-9(b).

#### Example

Use the 4-bit parallel adder truth table to find the sum and output carry for the addition of the following two 4-bit numbers if the input carry(Cn-1) is 0:

C<sub>n-1</sub> A<sub>n</sub> B<sub>n</sub>

0 0 0

0 0

0 1 0

0

1 1 0

1 1

0 0

0

the table for each stage of

a 4-bit parallel adder

1

Cn

0

1 0

1

1

1

0 0

1

0

1 0

0

0

#### A4A3A2A1=1100 and B4B3B2B1=1100

#### Solution

For n=1: A1=0, B1=0, and Cn-1=0. From the 1st row of the table, ∑=0 and C1=0

For n=2: A2=0, B2=0, and Cn-1=0. From the 1st row of the table,

 $\Sigma$ =0 and C2=0 For n=3: A3=1, B3=1, and Cn-1=0.

From the 4th row of the table, ∑=0 and C3=1

For n=4: A4=1, B4=1, and Cn-1=1. From the last row of the table,

∑=1 and C4=1

C4 becomes the output carry; the sum of 1100 and 1100 is 11000.

#### 6.3 RIPPLE CARRY VERSUS LOOK-AHEAD CARRY ADDERS

In terms of the method used to handle carries in a parallel adder, there are two types:

the ripple carry adder and the carry look-ahead adder.


#### 6.3.1 The Ripple Carry Adders 行波进位加法器(串行进位加法器)

A ripple carry adder is one in which the carry output of each full-adder is connected to the carry input of the next higher-order stage ( a stage is one full-adder). The sum and the output carry of any stage can not be produced until the input carry occurs; this causes a time delay in the addition process.

The carry propagation delay for each full-adder is the time from the application of the input carry until the output carry occurs, assuming that the A and B inputs are already present.

A ripple carry adder is one in which the carry output of each full-adder is connected to the carry input of the next higher-order stage ( a stage is one full-adder). The sum and the output carry of any stage can not be produced until the input carry occurs; this causes a time delay in the addition process.

The carry propagation delay for each full-adder is the time from the application of the input carry until the output carry occurs, assuming that the A and B inputs are already present.



#### 6.3.2 The Look-Ahead Carry Adders 超前进位加法器

A method of speeding up the addition process by eliminating this ripple carry delay is called look-ahead carry addition. The look-ahead carry adder anticipates the output carry of each stage, and based on the input bits of each stage, produces the output carry by either carry generation or carry propagation.

#### Carry generation 进位生成

Carry generation occurs when an output carry is produced (generated) internally by the full-adder. A carry is generated only when both input bits are 1s . The generated carry, Cg, is expressed as the AND function of the two input bits. Aand B.

#### Cg=AB

#### Carry propagation 进位传送

Carry propagation occurs when the input carry is rippled to become the input carry. An input carry may be propagated by the full-adder when either or both of the input bits are 1s. The propagated carry, Cp, is expressed as the OR function of the input bits.

Cp=A+B

Introduction: To eliminating the time delay of the carry propagation. Method: The input carry (CI) $_i$  can be expressed by  $A_{i-1}$   $A_{i-2}...A_0$  and  $B_{i-1}$   $B_{i,2}...B_0$  exclusively.

The addition for two numbers will produce the carry output  $({\rm CO})_{\rm i}$ 


$$(\mathbf{CO})_{i} = \mathbf{A}_{i}\mathbf{B}_{i} + (\mathbf{A}_{i} + \mathbf{B}_{i})(\mathbf{CI})_{i}$$


Suppose we define the generation function as  $A_iB_i\!=\!G_i$  and the carry transfer function as  $(A_i\!+\!B_j\!=\!P_i$  then we get


$$\begin{split} &(CO)_i = G_i + P_i(CI)_i \\ &- G_i + P_i(G_{i-1} + P_{i-1}(CI)_{i-1}] \\ &= G_i + P_iG_{i-1} + P_iP_{i-1}[G_{i-2} + P_{i-2}(CI)_{i-2}] \\ &\vdots \\ &= G_i + P_iG_{i-1} + P_iP_{i-1}G_{i-2} + \cdots + P_iP_{i-1} \cdots P_iG_0 + P_iP_{i-1} \cdots P_0C_0 \end{split} \tag{1}$$

$$\Sigma_i = A_i \oplus B_i \oplus (CI)_i \tag{2}$$


The Cout equations are implemented with logic gates and connected to the full-adders to create a 4-bit look-ahead carry adder.









			Limits		
Symbol	Parameter	Min	Тур	Max	Unit
$t_{\mathrm{PLH}}$ $t_{\mathrm{PHL}}$	Propagation delay, $C_0$ input to any $\Sigma$ output		16 15	24 24	ns
I <sub>PLH</sub> I <sub>PHL</sub>	Propagation delay, any $A$ or $B$ input to $\Sigma$ outputs		15 15	24 24	ns
I <sub>PLH</sub> I <sub>PHL</sub>	Propagation delay, $C_0$ input to $C_4$ output		11 11	17 22	ns
t <sub>PLH</sub>	Propagation delay, any $A$ or $B$ input to $C_4$ output		11 12	17 17	ns










#### 6.2.4 An Application

An example of full-adder and parallel adder application is a simple voting system that can be used to simultaneously provide the number of "yes" votes and the number of "no" votes.










#### 6.4.1 Equality


The exclusive-OR gate can be used as a basic comparator because its output is a 1 if the two inputs bits are not equal and a 0 if the input bits are equal. Figure 6-19 shows the exclusive-OR gate as a basic comparator.


the exclusive-OR gate as a basic comparator:
















		INI	PUT				O	UTPU	J <b>T</b>
A3 B3	A2 B2	A1 B1	A0 B0	A>B <sub>in</sub>	A <b<sub>ir</b<sub>	A=B <sub>in</sub>	A>B	A <b< th=""><th>A=B</th></b<>	A=B
A3>B3	хх	хх	хх	х	x	x	1	0	0
A3 <b3< td=""><td>x x</td><td>x x</td><td>x x</td><td>x</td><td>x</td><td>x</td><td>0</td><td>1</td><td>0</td></b3<>	x x	x x	x x	x	x	x	0	1	0
A3=B3	A2>B2	x x	x x	x	x	x	1	0	0
A3=B3	A2 <b2< td=""><td>x x</td><td>x x</td><td>x</td><td>x</td><td>x</td><td>0</td><td>1</td><td>0</td></b2<>	x x	x x	x	x	x	0	1	0
A3=B3	A2=B2	A1>B1	x x	x	x	x	1	0	0
A3=B3	A2=B2	A1 <b1< td=""><td>x x</td><td>x</td><td>x</td><td>x</td><td>0</td><td>1</td><td>0</td></b1<>	x x	x	x	x	0	1	0
A3=B3	A2=B2	A1=B1	A0>B0	x	x	x	1	0	0
A3=B3	A2=B2	A1=B1	A0 <b0< td=""><td>x</td><td>x</td><td>x</td><td>0</td><td>1</td><td>0</td></b0<>	x	x	x	0	1	0
A3=B3	A2=B2	A1=B1	A0=B0	1	0	0	1	0	0
A3=B3	A2=B2	A1=B1	A0=B0	0	1	0	0	1	0
A3=B3	A2=B2	A1=B1	A0=B0	0	0	1	0	0	1



#### 6-5 Decoders 译码器

The basic function of a decoder is to detect the presence of a specified combination of bits (code) on its inputs and to indicate the presence of that code by a specified output level.


In its general form, a decoder has n input lines to handle n bits and from one to 2<sup>n</sup> output lines to indicate the presence of one or more nbit combination.



In this section, several decoders are introduced. The basic principles can be extended to other type of decoders.

#### 6.5.1 The basic Binary Decoder 基本二进制译码器

Suppose you need to determine when a binary 1001 occurs on the inputs of a digital circuit. An AND gate can be used as the basic decoding element because it produces a HIGH output only when all of its inputs are HIGH. therefore, you must make sure that all of inputs to the AND gate are HIGH when the binary number 1001 occurs: this can be done by inverting the two middle bits(the 0s), as shown in the following Figure.



Decoding logic for the binary code 1001 with an active-HIGH output


#### Example

Determine the logic required to decode the binary number 1011 by producing a HIGH level on the output.

The decoding function can be formed by complementing only the variables that appear as 0 in the desired binary number, as follows:

$$X = A_3 \overline{A}_2 A_1 A_0$$

The decoding logic is shown in the following Figure.



Decoding logic for producing a HIGH output when 1011 is on the inputs

Related Problem: Develop the logic required to detect the binary code 10010 and produce an active-LOW output.

#### 6.5.2 The 3-Bit Decoder 3位译码器


In order to decode all possible combinations of three bits, eight decoding gates are required(2<sup>3</sup>=8). This type of decoder is commonly called a 3-line-to-8-line decoder because there are three inputs and eight outputs or a 1-of-8 decoder because for any given code on the inputs, one of the eight outputs is activated.


Decoding functions and truth table for the 74Is138 3-line- to-8-line (1 of 8) decoder with active LOW outputs  $S_1=1, \overline{S}_2=0, \overline{S}_3=0$ 


	INPU	T						OUTP	UT				$\overline{\mathbf{Y}}_{0} = \overline{\overline{\mathbf{A}}_{2}} \overline{\overline{\mathbf{A}}_{1}} \overline{\overline{\mathbf{A}}_{0}} =$
$S_1$	S2 + S3	$A_2$	$A_1$	$A_0$	$\overline{Y}_0$	$\overline{Y}_1$	$\overline{Y}_2$	$\overline{Y}_3$	$\overline{Y}_4$	$\overline{Y}$ ,	. Ŷ <sub>6</sub>	Υ,	
0	×	×	×	×	1	1	1	ı	1	1	1	1	$\overline{\mathbf{Y}}_1 = \overline{\mathbf{A}}_2 \overline{\mathbf{A}}_1 \mathbf{A}_0 =$
×	ı	×	×	×	1	1	1	1	1	1	1	1	$\overline{\mathbf{Y}}_2 = \overline{\overline{\mathbf{A}}_2 \mathbf{A}_1 \overline{\mathbf{A}}_0} =$
1	0	0	0	0	0	1	1	1	1	1	1	1	<del>-</del> <del>-</del>
1	0	0	0	1	1	0	1	1	1	1	1	1	$\overline{\mathbf{Y}}_3 = \overline{\mathbf{A}}_2 \mathbf{A}_1 \mathbf{A}_0 =$
1	0	0	1	0	1	1	0	1	1	1	1	1	$\overline{\mathbf{Y}}_{4} = \overline{\mathbf{A}_{1}} \overline{\mathbf{A}}_{0} =$
1	0	0	1	1	1	1	1	0	1	1	1	1	-
1	0	1	0	0	ı	1	1	1		1	1	1.	$\overline{\mathbf{Y}}_{5} = \overline{\mathbf{A}_{2}} \overline{\mathbf{A}}_{1} \mathbf{A}_{0} =$
1	0	1	. 0	1	1	1	3	1	1,	0 .	1	1	$\overline{\mathbf{Y}}_{6} = \overline{\mathbf{A}_{2} \mathbf{A}_{1} \overline{\mathbf{A}}_{0}} =$
1	0	1	1	0	ı	1	1	1	1	1	0	1	$\overline{\mathbf{Y}}_7 = \overline{\mathbf{A}_2 \mathbf{A}_1 \mathbf{A}_0} =$
1	0	1	1	1	1	1	1	1	1	1	1	0	$17 - A_2 A_1 A_0 -$


Decoding functions and truth table for the 74ls138 3-


	INPU	JΤ			OUTPUT							
$s_{\iota}$	$\bar{S}_2 + \bar{S}_3$	$A_2$	$A_1$	$A_0$	$\overline{Y}_0$	$\overline{Y}_1$	$\overline{Y}_2$	$\overline{Y}_3$	$\overline{Y}_4$	$\overline{Y}_{5}$	. Ŷε	<b>Y</b> <sub>1</sub>
0	×	×	×	×	1	1	1	ı	1	1	1	1
×	1	×	×	×	1	1	1	1	1	1	1	1
1	0	0	0	0	0	1	1	1	1	1	1	1
ı	0	0	0	1	1	0	1	1	1	1	1	1
1	0	0	1	0	1	1	0	1	1	t	1	1
1	0	0	1	1	1	1	1	0	1	1	1	1
1	0	1	0	0	ι	1	1	1	0	1	1	1
1	0	1	. 0	1	1	1	3	1.	1,	0 .	1	1
1	0	1	1	0	ι	1	1	1	1	1	0	1
1	0	1	1	1	ı	1	1	1	1	1	1	0





























#### 6.5.4 The BCD-to-Decimal Decoder


The BCD-decimal decoder converts each BCD (8421 code) into one of ten possible decimal digit indications. It is frequently referred as a 4-line-to-10-line decoder or a 1-of-10 decoder.


BCD-十进制译码器把鲁介BCD (8421码) 转换成十进制数的一个输出。常常被称为4线-10线译码器或1-10译码器。


The method of implementation is the same as for the 1-of-16 decoder previously discussed, except that ten decoding gates are required because the BCD codes represents only the ten decimal digits 0 through 9.


PCD decoding functions


Decimal		BCI	) Code		Decoding
Digit	$A_3$	$A_2$	$A_1$	$A_0$	Function
0	0	0	0	0	$\overline{A}_3\overline{A}_2\overline{A}_1\overline{A}_0$
1	0	0	0	1	$\overline{A}_3\overline{A}_2\overline{A}_1A_0$
2	0	0	1	0	$\overline{A}_3\overline{A}_2A_1\overline{A}_0$
3	0	0	1	1	$\overline{A}_3\overline{A}_2A_1A_0$
4	0	1	0	0	$\overline{A}_3 A_2 \overline{A}_1 \overline{A}_0$
5	0	1	0	1	$\overline{A}_3 A_2 \overline{A}_1 A_0$
6	0	1	1	0	$\overline{A}_3 A_2 A_1 \overline{A}_0$
7	0	1	1	1	$\overline{A}_3A_2A_1A_0$
8	1	0	0	0	$A_3\overline{A}_2\overline{A}_1\overline{A}_0$
9	1	0	0	1	$A_3\overline{A}_2\overline{A}_1A_0$






























Boolean Expression for the segment logic

From the truth table, a standard SOP or POS expression can be written for each segment.

For example, the standard SOP expression for segment a is  $a = \overline{DCBA} + \overline{DCBA} +$ 







Step1. The 1s mapped directly from the truth table.


Step2. All of the "don't care" (x) are placed on the map.


Step3. The 1s are grouped as shown. "Don't cares" and overlapping of cells are utilized to form the largest groups possible.

Step4. Write the minimum product term for each group and sum the terms to form the minimum SOP expression.











The 74LS47 is an example of an MSI device that decodes a BCD input and drives a 7-segment display. In addition to its decoding and segment drive capability, the 74LS47 has several additional features as indicated by the TT, RBI, BI/RBO functions in the logic symbol of the following Figure.




Whe n a LOW is applied to the LT input and BI/RBO is Lamp Test HIGH, all of the 7 segments in the display are turned on. Lamp test is used to verify that no segments are burned out. 当LT加上低电平,BI/RBO 加上高电平,这时所有的7段都被点亮。灯刷

试用来测试是否有显示段烧坏。

Zero Suppression Zero suppression is a feature used for multidigit displays to blank out unnecessary zeros. For example, in a 3-digit display the number 3 may be displayed as 003. If the zeros are not blanked out.







#### 6-6 ENCODERS 编码器

An encoder is a combinational logic circuit that essentially performs a "reverse" decoder function. An encoder accepts an active level on one of its inputs representing a digit, such as a decimal or octal digit, and converts it to a coded output, such as BCD or binary.


Encoders can also be devised to encode various symbols and alphabetic characters The process of converting from symbols or numbers to coded format is called encoding.


## 6.6.1 The Decimal-to-BCD Encoder This type of encoder has ten inputs — one for each digit — and four outputs corresponding to the BCD code, as shown in Figure 6-37. This is a basic 10-line-to-4-line encoder. DEC/BCD Figure 6-37 Logic symbol for a decimal-to-BCD encoder.







			1		OUTPUTS							
$\bar{I}_1$	ĺ2	Ī3	$I_4$	I <sub>5</sub>	16	Ĩ,	Ĩ,	Ĩ,	₹,	$\overline{Y}_2$	$\overline{Y}_1$	$\overline{Y}_{1}$
1	1	1	1	1	1	1	1	1	1	1	1	1
×	×	×	×	×	×	×	×	0	0	1	1	0
×	x	×	×	×	×	×	0	1	0	1	1	1
×	×	×	×	×	×	0	1	1	1	0		0
×	×	×	×	×	0	1	1	1	1	0	o	1
×	x	×	×	. 0	1	1	1	1	1	0	1	0
×	×	×	0	1	1	1	1	1	1	0	1	1
x ,	×	.0	1	1	1	1	1	1	1	ı	0	0
×	0	1	1	1	1	1	1	1	1	1	0	1
0	1	2	1	1	1	1	1	1	1	1	1	0







	INPUTS										OUTPUTS							
ĒΙ	. T <sub>0</sub>	Īı	T <sub>2</sub>	$\overline{I}_3$	$\overline{I}_4$	Ī,	$\overline{I}_6$	Ī,	$\overline{A}_2$	Ā	Āo	ΕO	GS					
1	×	×	×	×	×	×	х	×	1	.1	1	1	1					
0	1	1	1	1	1	1	1	1	1	1	1	0	1					
0	×	×	×	×	×	×	×	0	0	0	0	1	0					
0	×	×	×	×	×	×	0	1	0	0	1	1	0					
0	X.	×	×	×	×	0	1	1	0	1	0	1	0					
0	×	×	×	×	0	1	1	1	0	1	1	1	0					
0	×	×	×	. 0	ľ	1	1	1	1	0	0	1	0					
0	×	×	0	1	1	1	1	1	1	0	1	1	0					
0	×	0	1	1	1	1	1	1	1	1.	0	1	0					
0	0	1	1	1	1	1	1	1	1	1	1	1	0					
			$= \overline{\overline{I}_0 \overline{I}}$ $= \overline{\overline{\overline{I}_0 \overline{I}_1}}$	$\overline{I}_2\overline{I}_3$	$\overline{I}_4\overline{I}_5\overline{I}$	<sub>6</sub> 1 <sub>7</sub> (1	EI)·(		$\overline{\cdot I_{7}) \cdot (}$									










# 6-7 CODE CONVERTERS In this section, we will examine some method of using combinational logic circuit to convert from one code to another. 6.7.1 BCD-to-Binary Conversion One method of BCD-to-Binary code conversion uses adder circuits. The basic conversion process is as follows: 1. The value, or weight, of each bit in the BCD number is represented by a binary number. 2. All of the binary representations of the weights of bits that are 1s in the BCD number are added. 3. The result of this addition is the binary equivalent of the BCD number. A more concise statement of this operation is The binary number representing the weights of the BCD bits are summed to produce the total binary number.






#### **Example** Convert the BCD numbers 00100111( decimal 27 ) and 10011000 (decimal 98) to binary. Solution Write the binary representations of the weights of all 1s appearing in the numbers, and then add them together. 80 40 20 10 8 4 2 1 0 0 0 00000001 $0 \; 0 \; 0 \; 0 \; 0 \; 0 \; 1 \; 0$ 2 $0 \; 0 \; 0 \; 0 \; 0 \; 1 \; 0 \; 0$ +00010100 20 Binary number 00011011 for decimal 27








# Example (a) Convert the binary number 0101 to Gray code with exclusive-OR gates. (b) Convert the Gray code 1011 to binary with exclusive-OR gates. Solution (a) 0101<sub>2</sub> is 0111 Gray. See Figure (a). (b) 1011 Gray is 1101<sub>2</sub>. See Figure (b). Gray Binary Bi

## 6-8 Multiplexers (Data Selectors)

A multiplexer ( MUX) is a device that allows digital information from several sources to be routed onto a single line for transmission over that line to a common destination.


The basic multiplexer has several data-input lines and a single output line. It also has data-select inputs, which permit digital data on any one of the inputs to be switched to the output line. Multiplexer are also known as data selectors.



Notice that there are two data-select lines because with two select bits, any one of the four data-input lines can be selected.

A 2-bit code on the data-select(S) inputs will allow the data on the selected data input to pass through to the data output.

A 2-bit code on the data-select(S) inputs will allow the data on the selected data input to pass through to the data output.




The data output is equal to the state of the selected data input. You can therefore, derive a logic expression for the output in terms of the data input and select inputs.

The data output is equal to  $D_0$  only if  $S_1=0$  and  $S_0=0$ :  $Y=D_0\overline{S_1}\overline{S_0}$ 

The data output is equal to  $D_1$  only if  $S_1$ =0 and  $S_0$ =0: Y= $D_1\overline{S_1}S_0$ 


The data output is equal to  $D_2$  only if  $S_1$ =0 and  $S_0$ =0:  $Y=D_2S_1\overline{S_0}$ 


The data output is equal to  $D_3$  only if  $S_1=1$  and  $S_0=1$ :  $Y=D_3S_1S_0$ 




### 

Figure 6-48







#### **Application Examples**

#### A 7-Segment Display Multiplexer

Figure 6-52 shows a simplified method of multiplexing BCD numbers to a 7-segment display.

In this example, 2-digit numbers are displayed on the 7-segment readout by the use of a single BCD-TO-7-Segment decoder.

This basic method of display multiplexing can be extended to displays with any number of digits.





Figure 6–52 Simplified 7-segment display multiplexing logic.



#### **A Logic Function Generator**

A useful application of the data selector/multiplexer is in the generation of combinational logic function in sum-of-products form. When used in this way, the device can replace discrete gates, can often greatly reduce the number of ICs, and can make design changes much easier.

To illustrate, a 74LS151 8-input data selector/multiplexer can be used to implement any specified 3-variable logic function if the variable combination are connected to the data-select inputs and each data input is set to the logic level required in the truth table for that function.

For example , if the function is a 1 when the variable combination is  $\overline{A}_2A_1\overline{A}_0$ , the 2 input (selected by 010) is connected to a HIGH. This HIGH is passed through to the output when this particular combination of variables occurs on the data-select lines.

#### **EXAMPLE**

Implement the logic function specified in Table 6-9 by using a 74LS151 8-input data selector/multiplexer. Compare this method with a discrete logic gate implementation.

#### Solution

Notice from the truth table that Y is a 1 for the following input variable combinations: 001, 011, 101, and 110. For all other combinations, Y is 0. For this function to be implemented with the data selector, the data input selected by each of the above-mentioned combinations must be connected to a HIGH (5V). All the other data inputs must be connected to a LOW(ground), as shown in Figure 6-52.

$$Y = \overline{A}_2 \overline{A}_1 A_0 + \overline{A}_2 A_1 A_0 + A_2 \overline{A}_1 A_0 + A_2 A_1 \overline{A}_0$$

#### Table 6-9

In	puts	•	Outpu
$A_2$	$A_1$	$A_0$	Υ
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

The implementation of this function with logic gates would require four 3-input AND gates, one 4-input OR gates, and three inverters unless the expression can be simplified.




Figure 6–53 Data selector/multiplexer connected as a 3-variable logic function generator.

The 8-input data selector can be used as a logic function generator for three variable. Actually, this device can be used as a 4-variable logic function generator by the utilization of one of the bits  $(A_0)$  in conjunction with the data inputs.

A 4-variable truth table has sixteen combinations of input variables. When an 8-bit data selector is used, each input is selected twice: the first time when  $A_0$  is 0 and the second time when  $A_0$  is 1. With this in mind, the following rules can be applied (Y is the output, and  $A_0$  is the least significant bit):


- 1. If Y=0 both times a given data input is selected by a certain combination of the input variables,  $A_3A_2A_1$ , connect that data input to ground(0).
- 2. If Y=1 both times a given data input is selected by a certain combination of the input variables,  $A_3A_2A_1$ , connect that data input +V (1).
- 3. If Y is different the two times a given data input is selected by a certain combination of the input variables,  $A_3A_2A_1$ , and if Y=A<sub>0</sub>, connect that data input to A<sub>0</sub>.
- 4. If Y is different the two times a given data input is selected by a certain combination of the input variables,  $A_3A_2A_1$ , and if  $Y=\overline{A}_0$ , connect that data input to  $\overline{A}_0$ .


#### Example

Implement the logic function in Table 6-10 by using a 74LS151 8-input data selector/multiplexer. Compare this method with a discrete logic gate implementation.

	Tal	ble	6-10	)	
Decimal	П	nput	ts		Output
Digit	A <sub>3</sub>	$A_2$	A <sub>1</sub>	A <sub>0</sub>	Y
0	0	0	0	0	0
1	0	0	0	1	1 1
2	0	0	1	0	1 1
3	0	0	1	1	0
4	0	1	0	0	0
5	0	1	0	1	1
6	0	1	1	0	1
7	0	1	1	1	1 1
8	1	0	0	0	1
9	1	0	0	1	0
10	1	0	1	0	1
11	1	0	1	1	0
12	1	1	0	0	1
13	1	1	0	1	1
14	1	1	1	0	0
15	1	1	1	1	1

	Tal	ole	6-10	)		_	
Decima	T Ir	nput	s		Output	<i>Y</i>	# 7774 7747
Digit	A <sub>3</sub>	$\mathbf{A}_2$	A <sub>1</sub>	A <sub>0</sub>	Υ	1	$Y = A_3 A_2 A_1 A_0 + A_3 A_2 A_1 A_0$
0	0	0	0	0	0	1. = = = .	$+\overline{A_3}A_2\overline{A_1}A_0+\overline{A_3}A_2A_1\cdot 1$
1	0	0	0	1	1	$\rightarrow A_3 A_2 A_1 \cdot A_0$	$+A_3A_2A_1A_0+A_3A_2A_1\cdot 1$
2 3 4 5 6 7 8	0	0	1	0	1	$A_3 \overline{A}_2 A_1 \cdot \overline{A}_0$	$+A_{3}\overline{A_{2}}\overline{A_{1}}\overline{A_{0}}+A_{3}\overline{A_{2}}A_{1}\overline{A_{0}}$
3	0	0	1	1	0	1	_ , .
4	0	1	0	0	0	$\overrightarrow{A}_3 A_7 \overrightarrow{A}_1 \cdot A_0$	$+A_3A_2A_1\cdot 1+A_3A_2A_1A_0$
5	0	1_	0	1	1	1.5.1.2.1.1.10	32 3210
6	0	1	1	0	1	$\overline{A}_3 A_2 A_1 \cdot 1$	
7	0	1	1	1	1		
8	1	0	0	0	1	$A_3 \overline{A_2} \overline{A_1} \cdot \overline{A_0}$	
9	1	0	0	1	0	13.2	
10	1	0	1	0	1	$A_3 \overline{A}_2 A_1 \cdot \overline{A}_0$	
11	1	0	1	1	0	71971274 710	
12	1	1	0	0	1	$A_3 A_2 \overline{A_1} \cdot 1$	
13	1	1	0	1	1	1.51.21.4	
14	1	1	1	0	0	$A_3 A_2 A_1 \cdot A_0$	
15	1	1	1	1	1	3 2 1 0	







The implementation of this function with logic gates would require ten 4-input AND gates, one 10-input OR gates, and four inverters, although possible simplification would reduce this requirement.


## 6-9 Demultiplexers 多格分配基 A demultiplexer ( DEMUX ) basically reverses the multiplexing function. It takes data from one line and distributes them to a given number of output lines. For this reason, the demultiplexer is also known as a data distributor. As you will learn, decoders can also be used as demultiplexers. Figure 6-55 shows a 1-line-to-4-line demultiplexer(DEMUX) cicuit. $D_0 = \overline{S_1} \, \overline{S_0} \, D_{in}$ $D_1 = \overline{S_1} \, \overline{S_0} \, D_{in}$ $D_1 = \overline{S_1} \, \overline{S_0} \, D_{in}$ $D_2 = \overline{S_1} \, \overline{S_0} \, D_{in}$ Select

Figure 6-55 A 1-line-to-4-line demultiplexer.

 $D_3 = S_1 S_0 D_{in}$ 








## 6-10 Parity Generators/Checkers Errors can occur as digital codes are being transferred from one point to another within a digital system or while codes are being transmitted from one system to another. The errors take the form of undesired changes in the bits that make

up the coded information; that is, a 1 can change to a 0, or a 0 to a 1, because of component malfunctions or electrical noise.

In most digital system, the probability that even a single bit error will occur is very small, and the likelihood that more than one will occur is even smaller. Nevertheless, when an error occurs undetected, it can cause serious problems in a digital system.



#### 6.10.1 Basic Parity Logic

A parity bit indicates if the number of 1s in a code is even or old for the purpose of error detection.

In order to check for or to generate the proper parity in a given code, a very basic principle can be used:

The sum ( disregarding carries ) of an even number of 1s is always 0, and the sum of an odd number of 1s is always 1.

Therefore, to determine if a given code has even parity or odd parity, all the bits in that code are summed.

the sum of two bits can be generated by an exclusive-OR gate, as shown in Figure 6-58(a); the sum of four bits can be formed by three exclusive-OR gates connected as shown in Figure 6-58 (b); and so on.





Figure 6-58

the sum of two bits can be generated by an exclusive-OR gate, as shown in Figure 6-58(a); the sum of four bits can be formed by three exclusive-OR gates connected as shown in Figure 6-58 (b); and so on.



When the number of 1s on the inputs is even, the output X is 0 (LOW). When the number of 1s os odd, the output X is 1(High).

#### The 74LS280 9-bit Parity Generator/Checker

The logic symbol and function table for a 74LS280 are shown in Figure 6-59. This particular MSI device can be used to check for odd or even parity on a 9-bit code (eight data bits and one parity bit) or it can be used to generate a parity bit for a binary code with up to nine bits

The inputs are A through I; when there is an even number of 1s on the inputs, the  $\sum$  even output is High and the  $\sum$  odd output is LOW.




Figure 6-59 The 74LS280 9-bit parity generator/checker.

#### Parity Check

When this device is used as an even parity checker, the number of input bits should always be even; and when a parity error occurs, the  $\sum$ Even output goes LOW and the  $\sum$ Odd output goes HIGH.


When it is used as an odd parity checker, the number of input bits should always be odd; and when a parity error occurs, the  $\Sigma$ Odd output goes LOW and the  $\Sigma$ Even output goes HIGH.



#### **Parity Generator**

If this device is used as an even parity generator, the parity bit is taken at the  $\sum$ Odd output because this output is a 0 if there is an even number of input bits and it is a 1 if there is an odd number.

When used as an odd parity generator, the parity bit is taken at the  $\Sigma$ Even output because it is a 0 when the number of inputs bits is odd.



#### 6.10.2 A Data Transmission System with Error Detection

A simplified data transmission system is shown in Figure 6-60 to illustrate an application of parity generators/checkers, as well as multiplexers and demultiplexers, and to illustrate the need for data storage in some applications.

