

# Chapter 5 Combinational Logic Analysis

# OUTLINE


- Basic Combinational Logic Circuits
- Implementing Combinational Logic
- The Universal Property of NAND and NOR Gates
- Combinational Logic Using NAND and NOR Gates
- Logic Circuit Operation with Pulse Waveform Inputs

# 5.1 Basic Combinational Logic Circuits

- AND-OR Logic
  - SOP expressions can be implemented with
    - an AND gate for each product term
    - One OR gate for summing all of the product terms
  - The basic form for realizing standard Boolean functions

$$X = AB + BC + AC$$

## Example: Low-level indicator for chemical tanks



$$X = AB + BC + AC$$


**X indicates the level in any two of the tanks drops below the specified point.**





- AND-OR-Invert Logic

- SOP can be implemented with AND-OR logic directly
- POS expressions can be implemented with AND-OR-Invert logic

$$\begin{aligned} X &= (\bar{A} + \bar{B})(\bar{C} + \bar{D}) = (\overline{AB})(\overline{CD}) \\ &= \overline{\overline{\overline{AB}}(\overline{\overline{CD}})} = \overline{\overline{AB} + \overline{\overline{CD}}} = \overline{AB + CD} \end{aligned}$$




- Exclusive-OR Logic



$$X = A\bar{B} + \bar{A}B$$

$$X = A \oplus B$$


- Exclusive-NOR Logic




$$X = \overline{A\bar{B} + \bar{A}B} = (\overline{A\bar{B}})(\overline{\bar{A}B}) = (\bar{A} + B)(A + \bar{B}) = \bar{A}\bar{B} + AB$$

## 5.2 Implementing Combinational Logic


- From a Boolean Expression to a Logic Circuit



Logic circuit for  $X = AB + CDE$ .



$$X = AB(\overline{CD} + EF) = ABC\overline{D} + ABEF$$






- From a Truth Table to a Logic Circuit

Input			Output	Product Term
A	B	C	X	
0	0	0	0	
0	0	1	0	
0	1	0	0	
0	1	1	1	$\bar{A}BC$
1	0	0	1	$A\bar{B}\bar{C}$
1	0	1	0	
1	1	0	0	
1	1	1	0	

$$X = \bar{A}BC + A\bar{B}\bar{C}$$

**ORing the product terms for which X=1**

**Figure 5-9** Logic circuit for  $X = \overline{A}BC + A\overline{B}\overline{C}$ . Open file F05-09 to verify the operation.




**Example:** Design a logic circuit to implement the operation specified in the following truth table.

Input			Output	Product Term
A	B	C	X	
0	0	0	0	
0	0	1	0	
0	1	0	0	
0	1	1	1	$\rightarrow \bar{A}BC$
1	0	0	0	
1	0	1	1	$\rightarrow A\bar{B}C$
1	1	0	1	$\rightarrow AB\bar{C}$
1	1	1	0	

$$X = \bar{A}BC + A\bar{B}C + AB\bar{C}$$

$$X = \overline{A}BC + A\overline{B}C + AB\overline{C}$$




**Figure 5–10** Implementation .




**Example:** Design a logic circuit to implement the operation specified in the following truth table.

A	B	C	D	Product Term
0	1	1	1	$\bar{A}BCD$
1	0	1	1	$A\bar{B}CD$
1	1	0	1	$AB\bar{C}D$
1	1	1	0	$ABC\bar{D}$




$$X = \bar{A}BCD + A\bar{B}CD + AB\bar{C}D + ABC\bar{D}$$


**Example:** Reduce the combinational logic circuit to a minimum form



$$\begin{aligned}
 X &= \overline{\overline{\overline{A} \overline{B} \overline{C}}} C + \overline{\overline{\overline{A} \overline{B} \overline{C}}} + D \\
 &= (\overline{\overline{A}} + \overline{\overline{B}} + \overline{\overline{C}}) C + \overline{\overline{A}} + \overline{\overline{B}} + \overline{\overline{C}} + D \\
 &= AC + BC + CC + A + B + C + D \\
 &= C(A + B + 1) + A + B + D \\
 &= A + B + C + D
 \end{aligned}$$




**Example:** Minimize the combinational logic circuit shown in the following figure.




$$X = \overline{A}\overline{B}\overline{C} + A\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}C\overline{D}$$

$$= \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}\overline{D} + A\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}C\overline{D}$$



(a)

$$X = \overline{A}\overline{C}\overline{D} + \overline{B}\overline{C}$$



(b)

## 5.3 The Universal Property of NAND and NOR Gates


- The NAND Gate as a Universal Logic Element
  - Be used to produce the NOT, the AND, the OR, and the NOR functions.




**Figure 5–16** Universal application of NAND gates.




(a) One NAND gate used as an inverter



(b) Two NAND gates used as an AND gate



(c) Three NAND gates used as an OR gate



(d) Four NAND gates used as a NOR gate

- The NOR gate as a universal logic element
  - Be used to produce the NOT, the AND, the OR, and the NAND functions.


**Figure 5–17** Universal application of NOR gates.




(a) One NOR gate used as an inverter



(b) Two NOR gates used as an OR gate



(c) Three NOR gates used as an AND gate



(d) Four NOR gates used as a NAND gate

## 5.4 Combinational Logic Using NAND and NOR Gates


- How can NAND and NOR gates be used to implement a logic function?

$$\overline{AB} = \overline{A} + \overline{B}$$

$$\overline{A + B} = \overline{A} \overline{B}$$




Figure 5–18 NAND logic for  $X = AB + CD$ .




$$\begin{aligned} X &= \overline{\overline{AB} \overline{CD}} \\ &= \overline{(\overline{A} + \overline{B})(\overline{C} + \overline{D})} \\ &= \overline{\overline{A} + \overline{B}} + \overline{\overline{C} + \overline{D}} \\ &= \overline{\overline{A}} \overline{\overline{B}} + \overline{\overline{C}} \overline{\overline{D}} \\ &= AB + CD \end{aligned}$$


**Figure 5–19** Development of the AND-OR equivalent of the circuit in Figure 5–18.



(a) Original NAND logic diagram showing effective gate operation relative to the output expression




(b) Equivalent NAND/Negative-OR logic diagram




(c) AND-OR equivalent

**Figure 5-20** Illustration of the use of the appropriate dual symbols in a NAND logic diagram.





(a) Several Boolean steps are required to arrive at final output expression.




(b) Output expression can be obtained directly from the function of each gate symbol in the diagram.

**Figure 5–24** NOR logic for  $X = (A + B)(C + D)$ .




(a)




(b)



**Example:** Illustration of the use of the appropriate dual symbols in a NOR logic diagram.





(a) Final output expression is obtained after several Boolean steps.



(b) Output expression can be obtained directly from the function of each gate symbol in the diagram.



**Example: Using appropriate dual symbols, redraw the logic diagram and develop the output expression for the circuit in the following figure.**



## 5.5 Logic Circuit Operation with Pulse Waveform Inputs



- The output of an AND gate is **HIGH** only when all inputs are **HIGH** at the same time;
- The output of an OR gate is **HIGH** only when at least one of its inputs is **HIGH**;
- The output of a NAND gate is **LOW** only when all inputs are **HIGH** at the same time;
- The output of a NOR gate is **LOW** only when at least one of its inputs is **HIGH**.

**Example:** Determine the final output waveform X for the circuit in the following figure, with input waveforms A, B, and C as shown.









**Example:** Determine the final output waveform X for the circuit in the following figure, with input waveforms A, B, and C as shown.



**Example:** Determine the final output waveform  $X$  for the circuit in the following figure, with input waveforms  $A$ ,  $B$ , and  $C$  as shown.



**Example:** Determine the final output waveform X for the circuit in the following figure, with input waveforms A, B, and C as shown.



# Summary

- Basic Combinational Logic Circuits
- Implementing Combinational Logic
  - From a Boolean expression to a Logic Circuit
  - From a Truth Table to a Logic Circuit
- The Universal Property of NAND and NOR Gates
- Logic Circuit Operation with Pulse Waveform Inputs
- How to design a combinational Logic?



# HW

- Page 191~193
  - 13
  - 14
  - 30