Prentice Hall

Hex Bin 00001011

ORG; ELEVEN



8255 I/O **PROGRAMMING**

The x86 PC

assembly language, design, and interfacing

fifth edition

MUHAMMAD ALI MAZIDI JANICE GILLISPIE MAZIDI **DANNY CAUSEY**

OBJECTIVES this chapter enables the student to:

- Code Assembly language instructions to read and write data to and from I/O ports.
- Diagram the design of peripheral I/O using the 74LS373 output latch and the 74LS244 input buffer.
- Describe the I/O address map of x86 PCs.
- List the differences in memory-mapped I/O versus peripheral I/O.
- Describe the purpose of the 8255 programmable peripheral interface chip.

OBJECTIVES

(cont)

this chapter enables the student to:

- Code Assembly language instructions to perform I/O through the 8255.
- Code I/O programming for Microsoft Visual C/C++.
- Code I/O programming for Linux C/C++.

11.1: 8088 INPUT/OUTPUT INSTRUCTIONS

- All x86 processors, 8088 to Pentium[®], can access external devices called *ports* using I/O instructions.
 - Memory can contain both opcodes and data.
 - I/O ports contain data only
 - Two instructions: "OUT" and "IN" send data from the accumulator (AL or AX) to ports or bring data from ports into the accumulator.

11.1: 8088 INPUT/OUTPUT INSTRUCTIONS 8-bit data ports

- 8088 I/O operation is applicable to all x86 CPUs.
 - The 8-bit port uses the D0–D7 data bus for I/O devices.
- Register **AL** is used as the source/destination for IN/OUT instructions.
 - To input or output data from any other registers, the data must first be moved to the AL register.
 - Instructions OUT and IN have the following formats:

	Inputting Data		Outputting Data	
Format:	IN	dest, source	OUT	dest, source
(1)	IN	AL,port#	OUT	port#,AL
(2)	MOV IN	DX,port# AL,DX	MOV	DX,port# DX,AL



The x86 PC

Assembly Language, Design, and Interfacing

11.1: 8088 INPUT/OUTPUT INSTRUCTIONS how to use I/O instructions

- I/O instructions are used in programming 8- and 16-bit peripheral devices.
 - Printers, hard disks, and keyboards.
- For an 8-bit port, use *immediate addressing*:
 - For more ports, use 16-bit port address instruction.

```
MOV AL,36H ;AL=36H
OUT 43H,AL ;send value 36H to port address 43H
```



The x86 PC

11.1: 8088 INPUT/OUTPUT INSTRUCTIONS how to use I/O instructions

- 16-bit port address instruction using register indirect addressing mode with register DX.
 - This program toggles port address 300H continuously.

```
BACK: MOV DX,300H ;DX = port address 300H MOV AL,55H OUT DX,AL ;toggle the bits MOV AL,0AAH OUT DX,AL ;toggle the bits JMP BACK
```

- Only **DX** can be used for 16-bit I/O addresses.
- Use register AL for 8-bit data.

The x86 PC

11.1: 8088 INPUT/OUTPUT INSTRUCTIONS how to use I/O instructions

Example 11-1 shows decision making based on the data that was input.

Example 11-1

In a given 8088-based system, port address 22H is an input port for monitoring the temperature. Write Assembly language instructions to monitor that port continuously for the temperature of 100 degrees. If it reaches 100, then BH should contain 'Y'.

Solution:

```
BACK: IN AL,22H ;get the temperature from port # 22H
CMP AL,100 ;is temp = 100?


JNZ BACK ;if not, keep monitoring
MOV BH,'Y ;temp = 100, load 'Y' into BH
```

11.2: I/O ADDRESS DECODING AND DESIGN

- The concept of address bus decoding for I/O instructions is exactly the same as for memory.
 - 1. The control signals IOR and IOW are used along with the decoder.
 - 2. For an 8-bit port address, A0–A7 is decoded.
 - 3. If the port address is 16-bit (using DX), A0–A15 is decoded.

11.2: I/O ADDRESS DECODING AND DESIGN using 74LS373 in an output port design

- 74LS373 can be used as a latching system for simple I/O ports.
 - Pin OC must be grounded.




E.	ne	Ha.	. T	h	1
T U		uui	1	av	к

Output	Enab		
Control	G	D	Output
L	Н	Н	Н
L	H	L	L
L	L	X	Q0
Н	X	X	Z

Figure 11-1 74LS373 D Latch




11.2: I/O ADDRESS DECODING AND DESIGN using 74LS373 in an output port design



- For an output latch, it is common to AND the output of the address decoder with control signal IOW.
 - To provide the latching action.



11.2: I/O ADDRESS DECODING AND DESIGN using 74LS373 in an output port design



Example 11-2


Show the design of an output port with an I/O address of 31FH using the 74LS373.

Solution:

31F9H is decoded, then ANDed with IOW to activate the G pin of the 74LS373 latch. This is shown in Figure 11-3.




11.2: I/O ADDRESS DECODING AND DESIGN IN port design using 74LS244



- Data from a data bus, must come in through a three-state buffer—referred to as tristated.
 - Simple input ports we use the 74LS244 chip.
- Since 1G & 2G each control only 4 bits of 74LS244, they both must be activated for 8-bit input.


11.2: I/O ADDRESS DECODING AND DESIGN IN port design using 74LS244



 74LS244 is widely used for buffering and providing high driving capability for unidirectional buses.



11.2: I/O ADDRESS DECODING AND DESIGN IN port design using 74LS244



- 74LS244 as an entry port to the system data bus.
 - Used for bidirectional buses, as seen in Chapter 9.

11.2: I/O ADDRESS DECODING AND DESIGN memory-mapped I/O

- Communicating with I/O devices using IN and OUT instructions is referred to as peripheral I/O.
 - Some designers also refer to it as isolated I/O.

11.2: I/O ADDRESS DECODING AND DESIGN memory-mapped I/O

- Some processors do not have IN & OUT instructions, but use Memory-mapped I/O.
 - A memory location is assigned as an input or output port.
 - Instructions access memory locations to access I/O ports.
 - Instead of IN and OUT instructions.
 - The entire 20-bit address, A0-A19, must be decoded.
 - The **DS** register must be loaded prior to accessing memory-mapped I/O.
 - In memory-mapped I/O interfacing, control signals
 MEMR and MEMW are used.
 - Memory I/O ports can number as high as 2²⁰ (1,048,576).

11.2: I/O ADDRESS DECODING AND DESIGN memory-mapped I/O

- Some processors do not have IN & OUT instructions, but use Memory-mapped I/O.
 - Memory-mapped I/O can perform arithmetic & logic operations on I/O data directly without first moving them into the accumulator.
 - Memory-mapped I/O uses memory address space, which could lead to memory space fragmentation.

Example 11-3

The x86 PC

Show the design of "IN AL,9FH" using the 74LS244 as a tri-state buffer.

Solution:

9FH is decoded, then ANDed with IOR. To activate OC of the 74LS244, it must be inverted since OC is an active-low pin. This is shown in Figure 11-5.

11.3: I/O ADDRESS MAP OF x86 PCs

Hex Range 000-01F 020-03F	Device DMA controller 1, 8237A-5 Interrupt controller 1, 8259A, Master	Hex Range 378–37F 380–38F	Device Parallel printer port 1 SDLC, bisynchronous 2
Designers to make full compatible the I/O map The addres for prototyp expansion	Cluster Bisynchronous 1 Monochrome display/printer adapte Enhanced graphics adapter Color graphics monitor adapter Disk controller Serial port 1 Data acquisition (adapter 1) Cluster (adapter 1) Data acquisition (adapter 2) Cluster (adapter 2) Data acquisition (adapter 3) Cluster (adapter 3) GPIB (adapter 1)		
2E1 2E2 & 2E3 2F8-2FF 300-31F 360-363 364-367 368-36B 36C-36F	OPIB (adapter 0) Data acquisition (adapter 0) Serial port 2 Prototype card PC network (low address) Reserved PC network (high address) Reserved	42E1 62E1 82E1 A2E1 C2E1 E2E1	Cluster (adapter 4) GPIB (adapter 2) GPIB (adapter 3) GPIB (adapter 4) GPIB (adapter 5) GPIB (adapter 6) GPIB (adapter 7)

See the entire I/O map on page 296 of your textbook.



11.3: I/O ADDRESS MAP OF x86 PCs absolute vs. linear address decoding

- In decoding addresses, either all or a selected number of them are decoded.
 - In absolute decoding, all address lines are decoded.
 - If only selected address pins are decoded, it is called linear select decoding.
- Linear select is cheaper, but creates aliases, the same port with multiple addresses.
 - If you see a large gap in the I/O address map of the x86
 PC, it is due to the address aliases of the original PC.


The x86 PC

Assembly Language, Design, and Interfacing

By Muhammad Ali Mazidi, Janice Gillespie Mazidi and Danny Causey

11.3: I/O ADDRESS MAP OF x86 PCs prototype addresses 300-31FH in x86 PC

- Prototype cards at 300H-31FH can be data acquisition boards used to monitor analog signals.
 - Temperature, pressure, etc., inputs use signals on the 62-pin section of the ISA expansion slot.




The x86 PC

Assembly Language, Design, and Interfacing

By Muhammad Ali Mazidi, Janice Gillespie Mazidi and Danny Causey

11.3: I/O ADDRESS MAP OF x86 PCs 74LS138 as a decoder


 NANDs, inverters, and 74LS138 chips for decoders can be applied to I/O address decoding.






11.3: I/O ADDRESS MAP OF x86 PCs 74LS138 as a decoder

- 74LS138 showing I/O address decoding for an input port located at address 304H.
 - Each Y output controls a single I/O device.
 - Y4 output, together with the signal at IOR, controls the 74LS244 input buffer.



11.3: I/O ADDRESS MAP OF x86 PCs 74LS138 as IBM PC I/O address decoder

- A0 to A4 go to individual peripheral input addresses.
- A5, A6, & A7 handle output selection of outputs Y0 to Y7.
- Pins A8, A9, & AEN all must be low to enable 74LS138.
 - AEN is low only when the x86 is in control of the system bus.





11.3: I/O ADDRESS MAP OF x86 PCs port 61H and time delay generation

- Port 61H, a widely used port, can be used to generate a time delay.
 - In any PC from the 286 to the Pentium[®].
- I/O port 61H has eight bits (D0–D7), of which D4 is of particular interest.
 - In all 286 & higher PCs, D4 of port 61H changes its state, indefinitely every 15.085 microseconds (ms).
 - Low for 15.085 ms.

Assembly Language, Design, and Interfacing

By Muhammad Ali Mazidi, Janice Gillespie Mazidi and Danny Causey

- High for the same amount of time.
- Low again.

The x86 PC

11.3: I/O ADDRESS MAP OF x86 PCs port 61H and time delay generation

 The following program uses port 61H to generate a 1/2 second delay in all bits of port 310H.

```
; TOGGLING ALL BITS OF PORT 310H EVERY 0.5 SEC
            MOV
                  DX,310H
            MOV
                  AL,55H ;toggle all bits
HERE:
            OUT
                 DX, AL
            MOV
                  CX,33144; delay=33144x15.085 us=0.5 sec
                  TDELAY
            CALL
            MOV
                  AL, OAAH
            OUT
                  DX, AL
            MOV
                  CX,33144
            CALL
                  TDELAY
            JMP
                  HERE
```

See the entire program listing on page 299 of your textbook.



11.3: I/O ADDRESS MAP OF x86 PCs port 61H and time delay generation


- When 61H is read, all bits are masked except D4.
 - The program waits for D4 to change, before it loops again.


```
;CX=COUNT OF 15.085 MICROSEC
TDELAY
            PROC
                   NEAR
            PUSH
                   AX
                            ; save AX
W1:
            IN
                   AL, 61H
            AND
                 AL,00010000B
            CMP
                  AL, AH
                            ; wait for 15.085 usec
            JF.
                   W1
            MOV
                   AH, AL
                            ;another 15.085 usec
            LOOP
                   W1
            POP
                   AX
                            ; restore AX
            RET
TDELAY
            ENDP
```

See the entire program listing on page 299 of your textbook.

11.4: PROGRAMMING & INTERFACING THE 8255

- The 8255 is a widely used 40-pin, DIP I/O chip.
 - It has three separately accessible programmed ports, A, B & C.
 - Each port can be programmed to be input or output.
 - Ports can also be changed dynamically.







11.4: PROGRAMMING & INTERFACING THE 8255

- RD and WR active-low 8255 control signal inputs.
 - If the 8255 is using peripheral I/O, IOR & IOW of the system bus are connected to these two pins.
 - If memory-mapped I/O, MEMR & MEMW activate them.
- RESET an active-high signal input into the 8255, used to clear the control register.
 - All ports are initialized as input ports.

The x86 PC

11.4: PROGRAMMING & INTERFACING THE 8255

A0, A1, and CS

CS (chip select) selects the entire chip.

Address pins A0 and A1 select the specific port

within the 8255.

These three pins are used to access ports A, B, C, or the control register.


CS	A1	A0	Selects
0	0	0	Port A
0	0	1	Port B
0	1	0	Port C
0	1	1	Control register
1	X	X	8255 is not selected

The control register must be programmed to select the operation mode of the three ports A, B, and C.

The x86 PC

11.4: PROGRAMMING & INTERFACING THE 8255 mode selection of the 8255A

- 8255 ports can be programmed in various modes.
 - The simple I/O mode, Mode 0, is most widely used.





11.4: PROGRAMMING & INTERFACING THE 8255 mode selection of the 8255A

- In simple mode, any of the ports A, B, CL, and CU can be programmed as input or output.
 - All bits are out or all are in.
 - No control of individual bits

Programming of 8255 ports in simple I/O mode is illustrated in Examples 11-4, 11-5, and 11-6 on pages 301 -303 of your textbook.

The x86 PC

Assembly Language, Design, and Interfacing

By Muhammad Ali Mazidi, Janice Gillespie Mazidi and Danny Causey

11.4: PROGRAMMING & INTERFACING THE 8255 buffering 300-31FH address range

- When accessing the system bus via the expansion slot, the plug-in card must not interfere with the working of system buses on the motherboard.
 - Isolate (buffer) a range of I/O addresses using the 74LS245 chip.
- In buffering, the data bus is accessed only for a specific address range, and access by any address beyond the range is blocked.

11.4: PROGRAMMING & INTERFACING THE 8255 buffering 300-31FH address range

- When accessing the system bus via the expansion slot, the plug-in card must not interfere with the working of system buses on the motherboard.
 - Isolate (buffer) a range of I/O addresses using the 74LS245 chip.

 The data bus is accessed only for a specific address range.

> Access beyond the range is blocked.




Figure 11-15 Buffering I/O Address Range 300-31FH

74LS245

11.4: PROGRAMMING & INTERFACING THE 8255 buffering 300-31FH address range

- Fig. 11-16 shows another example of 8255 interfacing using the 74LS138 decoder
 - Y0 and Y1 are used for the 8255 and 8253, respectively.
 - Table 11-4 shows the 74LS138 address assignment.
 - See page 304.
- Fig. 11-17 shows the circuit for buffering all the buses.
 - 74LS244 boosts the address and control signals to ensure the integrity of the signal to the plug-in board.
 - See page 305.

Assembly Language, Design, and Interfacing

By Muhammad Ali Mazidi, Janice Gillespie Mazidi and Danny Causey

The x86 PC

11.4: PROGRAMMING & INTERFACING THE 8255 Visual C/C++ I/O programming

- There is no object or class for directly accessing I/O ports in the full Windows version of Visual C++.
 - This precludes any hacking into the system hardware.
 - This applies to Windows NT, 2000, XP, and higher.
- To access I/O and other hardware features of the x86 PC in the XP environment requires use of the Windows Platform SDK provided by Microsoft.
 - Direct I/O addressing is available Windows 9x using Visual C++ in console mode.

The x86 PC

Assembly Language, Design, and Interfacing

By Muhammad Ali Mazidi, Janice Gillespie Mazidi and Danny Causey

11.4: PROGRAMMING & INTERFACING THE 8255 Visual C/C++ I/O programming

 The instruction syntax for I/O operations is shown: Table 11-5: I/O Operations in Microsoft Visual C++ (for Windows 98)

x86 Assembly	Visual C++		
OUT port#,AL	_outp(port#,byte)		
OUT DX,AL	_outp(port#,byte)		
IN AL,port#	_inp(port#)		
IN AL,DX	_inp(port#)		

- C programming makes no distinction between the 8-bit and 16-bit I/O addresses.
 - In the instruction "outp (port#, byte)" the port # can take any address value between 0000 and FFFFH.
 - See Examples 11-8 and 11-9 on pages 307 & 308.

11.4: PROGRAMMING & INTERFACING THE 8255 I/O programming in Linux C/C++

- Linux is a popular operating system for the x86 PC.
 - Find the latest C/C++ compiler at: <u>http://gcc.gnu.org</u>
 - More information can be found at:
 <u>www.microdigitaled.com</u>.

See Examples 11-10 & 11-11 on pages 309 & 310

Table 11-6: Input/Output Operations in Linux

x86 Assembly	Linux C/C++	
OUT port#,AL	outb(byte,port#)	
OUT DX,AL	outb(byte,port#)	
IN AL,port#	inb(port#)	
IN AL,DX	inb(port#)	

Prentice Hall

Hex Bin 00001011

ENDS; ELEVEN



The x86 PC

assembly language, design, and interfacing

fifth edition

MUHAMMAD ALI MAZIDI JANICE GILLISPIE MAZIDI **DANNY CAUSEY**