Digital circuits and logical design 数字电路与逻辑设计

5 Combinational Logic Analysis

第五章 组合逻辑分析

Combinational logic(血合逻辑) — the output at any instant of time depends <u>only</u> on what the inputs are at that time.

Sequential logic (射序逻辑) — the output will depend <u>not only</u> on the present input <u>but also</u> on the past history — what has happened earlier.

- 5-1 Basic Combinational Logic Circuits
- 5-2 Implementing Combinational Logic
- 5-3 The Universal Property of NAND and NOR Gates
- 5-4 Combinational Logic Using NAND and NOR Gates
- 5-5 Logic Circuit Operation with Pulse Waveform Inputs
 System Application Activity

5.0 Analysis and Design of Combinational Logic Circuits 组合逻辑电路的分析与设计

5.0.1 Analysis of Combinational Circuits 组合电路分析

Analysis is a procedure from a logic circuit to function descriptions.

Purpose: Analysis is used to determine the behavior of a logical circuit . to verify that the behavior of a circuit matches its specification , or to assist in converting the circuit to a different form, either to reduce the number of gates or to realize it with different elements.

The three steps of analysis are listed as follows:

Step 1: Write out the algebraic expression of a logic circuit.

Step 2: Formalize the truth table .

Step 3: Describe the function or behavior of a logic circuit.


The three steps of analysis are listed as follows:
Step 1: Write out the algebraic expression of a logic circuit.
Step 2: Formalize the truth table.

Step 3: Describe the function or behavior of a logic circuit.

Combinational logic expression Simplified expression table Function

Example: Find a simplified logic expression and circuit for network of Fig (a). Analysis: $Y(A, B, C) = (P_5 + P_6)'$ $=(P_1P_2+(P_3+P_4))'$ =((AB)'(A'+C)'+(BC+B'C'))'Simplify: Y = (AB + A' + C)(BC + B'C')'= (B+A'+C)(B'C+BC') $=BC'\!+\!A'B'C+A'BC'\!+\!B'C$ =BC'+B'C(1) $= B \oplus C$ (2) Fig (a) Y(A, B, C) This function has been reduced to a single exclusive-OR gate.

Example: Find a simplified logic expression and circuit for network of Fig (a). Analysis: $Y(A,B,C) = \overline{P_5 + P_6}$ $= \overline{P_1 P_2 + (P_3 + P_4)}$ $=\overline{AB}\,\overline{\overline{A}+C}+(BC+\overline{B}\,\overline{C})$ Simplify: $Y = (AB + \overline{A} + C) \overline{BC + \overline{B} \overline{C}}$ $=(B+\overline{A}+C)(\overline{B}C+B\,\overline{C})$ $= B\overline{C} + \overline{A}\overline{B}C + \overline{A}B\overline{C} + \overline{B}C$ $=B\overline{C}+\overline{B}C$ (1) Fig (a) $= B \oplus C$ (2) This function has been reduced to a single exclusive-OR gate. Fig (b)



5.0.2 Design (Synthesis) of Combinational Circuits 组合电路设计(综合)

<u>Digital circuits</u> are designed by transforming a word descriptions of function into a set of logic equations and then realizing the equations with logic elements.

The design process for combinational circuits is shown as follows:

- 1: Represent each of the inputs and outputs in variable.
- 2: <u>Formalize</u> the design specification either in the form of truth table or of algebraic expressions.
- 3: <u>Simplify</u> the description (algebraic expressions) in terms of gates .
- 4: <u>Implement</u> the circuits with components.

Example

Design a full subtracter, that is a circuit which computes a-b-c, where <u>c</u> is the borrow from the next less significant digit and produces a <u>difference</u>, <u>D</u>, and a <u>borrow</u>, <u>P</u> from the next more significant bit.

Solution 1:


- (1) showing the truth table
- (2) simplifying logic expression
- (3) drawing the logic circuit


(2) logic expression

$$D = \overline{a} \, \overline{b} \, c + \overline{a} \, \overline{b} \, \overline{c} + a \, \overline{b} \, \overline{c} + a \, b \, c$$


$$P = \overline{a} \, \overline{b} \, c + \overline{a} \, \overline{b} \, \overline{c} + b \, c$$


(1) the tru	ith table
a b c	D P
000	0 0
001	11
010	11
011	0 1
100	10
101	0 0
110	0 0
111	11








5-1 Basic Combinational Logic Circuits 5.1.1 AND-OR Logic Figure 5-1 (a) shows an AND-OR circuit consisting of two 2-input AND gates and one 2-input OR gate; Figure 5-1(b) is the ANSI standard rectangular outline symbol. The Boolean expression for the AND gate outputs and the resulting SOP expression for output X are shown on the diagram. In general, an AND-OR circuit can have any number of AND gates each with any number of inputs. ABB SOP BABBACD COMMITTEE AND ABBACD COMMITTEE AND AB












5.1.2 AND-OR-Invert Logic When the output of an AND-OR circuit is complemented (inverted), it results an AND-OR-Invert circuit. POS expressions can be implemented with AND-OR-Invert logic. This is illustrated as follows, starting with a POS expression and developing the corresponding AND-OR-Invert expression. $X = (\overline{A} + \overline{B})(\overline{C} + \overline{D}) = (\overline{A}\overline{B})(\overline{C}\overline{D}) = (\overline{A}\overline{B})(\overline{C}\overline{D}) = \overline{A}\overline{B} + \overline{C}\overline{D} = \overline{A}\overline{B} + \overline{C}\overline{D}$






EXAMPLE


In a certain chemical-processing plant, a liquid chemical is used in a manufacturing process. The chemical is stored in three different tanks. A level sensor in each tank produces a LOW voltage when the level of chemical in the tank drops below a specified point.

Modify the circuit in Figure 5-2 to operate with the different input levels and still produce a HIGH output to activate the indicator when the level in any two of the tanks drops below the critical point. Show the logic diagram.


Solution


The circuit in Figure (a) has inputs from the sensors on tanks A, B, and C as shown.





When the chemical level in any two of the tanks gets too low, each AND gate will have a LOW on at least one input causing its output to be LOW and, thus, the final output X from the inverter is HIGH. This HIGH output is then used to activate an indicator such as a lamp or audible alarm, as shown in Figure (b).





truth table for an exclusive-OR

Α	В	X
0	0	0
0	1	1
1	0	1
1	1	0

Notice that the output is HIGH only when the two inputs are at opposite levels.

A special exclusive-OR operator ⊕ is often used, so the expression X=AB+AB can be stated as "X is equal to A exclusive-OR B" and can be written as

$$X = A \oplus B$$


5.1.4 Exclusive-NOR Logic

The complement of the exclusive-OR function is the exclusive-NOR, which is derived as follows:

$$X = \overline{A \, \overline{B} + \overline{A} \, B} = \overline{A \, \overline{B}} \, \overline{\overline{A} \, B} = (\overline{A} + B)(A + \overline{B}) = \overline{A} \, \overline{B} + A \, B$$

Notice that the output X is HIGH only when the two inputs A and B, are at the same level.

Two equivalent ways of implementing the exclusive-NOR:



truth table for an exclusive-NOR

Α	В	X
0	0	1
0	1	0
1	0	0
1	1	1

Notice that the output ${\sf X}$ is HIGH only when the two inputs ${\sf A}$ and ${\sf B}$, are at the same level.

A special exclusive-NOR operator ⊙ is often used, so the expression X=ĀB+AB can be stated as "X is equal to A exclusive-NOR B" and can be written as


$$X = \overline{A \oplus B} = A \odot B$$

EXAMPLE

Use exclusive-OR gates to implement an even-parity code generator for an original 4-bit code.

Solution

The following circuit produces a 1 output when there is an odd number of 1s on the inputs in order to make the total number of 1s in the output code even. A 0 output is produced when there is an even number of 1s on the inputs.




EXAMPLE

Use exlusive-OR gates to implement an even-parity checker for the 5-bit.

Solution

The following circuit produces a 1 output when there is an error in the five-bit code and a 0 when there is no error.





5-2 Implementing Combinational Logic


In this section, examples are used to illustrate how to implement a logic circuit from a Boolean expression or A truth table. Minimization of a logic circuit is also included.

5.2.1 From a Boolean Expression to a logic circuit

For every Boolean expression there is a logic circuit, and for every logic circuit there is a Boolean expression.







5.2.2 From Truth Table to a Logic Circuit

You can write the SOP expression from the truth table and then implement the logic circuit.

Design a logic circuit to implement the operation specified in the truth table of Table (A) .

Table (A)

The Boolean SOP expression obtained from the truth table by ORing the product terms for which X=1 is


Y -	$\overline{A}BC + A$	$4\overline{R}\overline{C}$
21 —	71 D C 1 2	1DC

INPUTS	OUTPUT	PRODUCT
ABC	X	TERM
0 0 0	0	
0 0 1	0	
0 1 0	0	
0 1 1	1	$\overline{A}BC$
1 0 0	1	$A\overline{B}\overline{C}$
1 0 1	0	
1 1 0	0	
1 1 1	0	

The Boolean SOP expression obtained from the truth table by ORing the product terms for which X=1 is

$$X = \overline{A}BC + A\overline{B}\overline{C}$$

The implementation of this logic function is illustrated in the following Figure.



EXAMPLE

Design a logic circuit to implement the operation specified in the truth table of Table (B).

Solution

Notice that X=1 for only three of the input conditions. Therefore, the logic expression is

 $X = \overline{A}BC + A\overline{B}C + AB\overline{C}$


INPUTS	OUTPUT	PRODUCT
ABC	X	TERM
0 0 0	0	
0 0 1	0	3 1 3 1 3 1 3 1 3 1 3
0 1 0	0	
0 1 1	1	$\overline{A}BC$
1 0 0	0	
1 0 1	1	$A\overline{B}C$
1 1 0	1	$AB\overline{C}$
1 1 1	0	

Table (B)

Notice that X=1 for only three of the input conditions. Therefore, the logic expression is __

$$X = \overline{A}BC + A\overline{B}C + AB\overline{C}$$

The logic gates required are three inverters, three 3-input AND gates and one 3-input OR gate. The logic circuit is shown in the following Figure.



EXAMPLE

Develop a logic circuit with four input variables that will only produce 1 output when exactly three input variables is 1s.


Solution


Out of sixteen possible combinations of four variables, the combinations in which three are exactly three 1s are listed in Table (C).


The product terms are ORed to get the following expression:


 $X = \overline{A}BCD + A\overline{B}CD + AB\overline{C}D + AB\overline{C}D$

Table (C)				
INPUTS		3	PRODUCT	
Α	В	С	D	TERM
0	1	1	1	$\overline{A}BCD$
1	0	1	1	$A\overline{B}CD$
1	1	0	1	$AB\overline{C}D$
1	1	1	0	$ABC\overline{D}$










5-3 The Universal Property of NAND and NOR Gates

In this section, the universal property of the NAND gate and the NOR gate is discussed.

5.3.1 The NAND gate as a Universal Logic Element

NAND gates can be used produce any Logic function.

The NAND gate is a universal gate because it can be used produce the NOT, the AND, the OR, and NOR functions.



5.3.2 The NOR gate as a Universal Logic Element

NOR gates can be used produce any Logic function.

Like the NAND gate, the NOR gate can be used produce the NOT, AND, OR, and NAND functions. Universal application of NOR gates

(a) One NOR gate used as an inverter

A

(b) Two NOR gate used as an OR gate

A

(c) Three NOR gate used as an AND gate

A

(d) Four NOR gate used as an NAND gate

A

(d) Four NOR gate used as an NAND gate

A

(e) Three NOR gate used as an NAND gate

A

(f) Four NOR gate used as an NAND gate

A

(g) Four NOR gate used as an NAND gate


5-4 Combinational Logic Using NAND and NOR Gates

NAND and NOR logic gates can be used to implement a logic function.

5.4.1 NAND logic

A NAND gate can function as either a NAND or a negative-OR because, by DeMorgan's theorem.

$$\begin{array}{c|c}
\hline
AB & A+B \\
\hline
 & \text{negative-OR}
\end{array}$$



5.4.2 NOR logic

A NOR gate can function as either a NOR or a negative-AND because, by DeMorgan's theorem.

NOR logic for X=(A+B)(C+D).




Figure (b)

Consider the NOR logic in Figure (b).

The output expression is developed as follows:

$$X = \overline{A+B+C+D}$$

$$= \overline{(A+B)}\overline{(C+D)}$$

$$= (A+B)(C+D)$$

5-5 Logic Circuit Operation with Pulse Waveform Inputs

Several examples of general combinational logic circuits with pulse waveform inputs are examined in this section.


The operation of any gate is the same regardless of whether its inputs are pulsed or constant levels. The nature of the inputs does not alter the truth table of a circuit.

The following is a review of the operation of individual gates:

- 1. The output of an AND gate is HIGH only when all inputs are HIGH at the same time.
- 2. The output of an OR gate is HIGH only when at least one of its input is HIGH.
- 3. The output of a NAND gate is LOW only when all inputs are HIGH at the same time.
- 4. The output of a NOR gate is LOW only when at least one of its input is HIGH.

EXAMPLE

Determine the final output waveform X for the circuit in Figure (A) ,with input waveforms A, B, and C as shown.




The output waveforms are shown in Figure (A).

The output X is LOW when both A and B are HIGH or when both A and C are HIGH.


EXAMPLE


Draw the timing diagram for the circuit in Figure (B) showing the outputs of G_1 , G_2 , and G_3 with the input waveforms, A, and B, as indicated.





solution


When both inputs are HIGH or when both inputs are LOW, the output X is HIGH as shown in Figure (C). Notice that this is an exclusive-NOR circuit. The intermediate outputs of \mathbf{G}_2 and \mathbf{G}_3 are also shown in Figure (C).


























Inputs Output		Output			
L_{max}	L_{\min}	F_{inlet}	T	V _{outlet}	Description
0	0	0	0	0	Level below minimum. No inlet flow. Temp low.
0	0	0	1	0	Level below minimum. No inlet flow. Temp correct.
0	0	1	0	0	Level below minimum. Inlet flow. Temp low.
0	0	1	1	0	Level below minimum. Inlet flow. Temp correct.
0	1	0	0	0	Level above min and below max. No inlet flow. Temp low.
0	1	0	1	1	Level above min and below max. No inlet flow. Temp
0		1	0	0	Level above min and below max. Inlet flow, Temp low.
0	1	1	1	0	Level above min and below max. Inlet flow. Temp low.
U	1	1	1	U	correct
1	0	0	0	X	Invalid
1	0	0	1	X	Invalid
1	0	1	0	X	Invalid
1	0	1	1	X	Invalid
1	1	0	0	0	Level at maximum. No inlet flow. Temp low.
1	1	0	1	1	
1	1	1	0	0	Level at maximum. No inlet flow. Temp correct.
1	1	1	0		Level at maximum. Inlet flow. Temp low.
1	1	1	1	0	Level at maximum. Inlet flow. Temp correct.







VHDL Code for Tank Control Logic

entity TankControl is

port (Finlet, Lmax, Lmin, TS1, TS2, TS3, TS4, TS5, TS6, TS7, TS8, TM1, TM2, TM3, TM4, TM5, TM6, TM7, TM8: in bit; Vinlet, Voutlet, T: out bit); end entity TankControl;

architecture ValveTempLogic of Tank Control is begin

Vinlet <= not Lmin or (not Lmax and Finlet);

Voutlet <= Lmin and not Finlet and T;

T <= (TS1 xor TM1) or (TS2 xor TM2) or (TS3 xor TM3) or (TS4 xor TM4) or (TS5 xor TM5) or (TS6 xor TM6) or (TS7 xor TM7) or (TS8 xor TM8); end architecture ValveTempLogic;

12