

# Basic Computer Datapath



# **Basic Computer Components**




List	of	ВС	Reg	isters

DR	16	Data Register Holds	memory operand
AR	12	Address Register	Holds address for memory
AC	16	Accumulator	Processor register
IR	16	Instruction Register	Holds instruction code
PC	12	Program Counter	Holds address of instruction
TR	16	Temporary Register	Holds temporary data
INPR	8	Input Register	Holds input character
OUTR	8	Output Register	Holds output character

### **Basic Computer Instruction Format**

- Instructions should be stored in memory
- Instructions and micro-operations
- Parts of instructions
- Type of instruction (Opcode)
- Address or immediate
- Addressing Mode




### Basic computer ISA


- Art of ISA (Trade-off between completeness, performance, instruction memory size, complexity and ...)

Hex Code		Code	
Symbol	1 = 0	I = 1	Description
AND ADD LDA STA BUN BSA ISZ	0xxx 1xxx 2xxx 3xxx 4xxx 5xxx 6xxx	8xxx 9xxx Axxx Bxxx Cxxx Dxxx Exxx	AND memory word to AC Add memory word to AC Load AC from memory Store content of AC into memory Branch unconditionally Branch and save return address Increment and skip if zero
CLA CLE CMA CME CIR CIL INC SPA SNA SZA SZE HLT	74 72 71 70 70 70 70 70 70	00 00 00 00 80 40 20 110 08 04 02	Clear AC Clear E Complement AC Complement E Circulate right AC and E Circulate left AC and E Increment AC Skip next instr. if AC is positive Skip next instr. if AC is negative Skip next instr. if AC is zero Skip next instr. if E is zero Halt computer
INP OUT SKI SKO ION IOF	F4 F2 F1 F0	800 800 00 00 00 080	Input character to AC Output character from AC Skip on input flag Skip on output flag Interrupt on Interrupt off


#### **Control Unit**



#### **Instruction Execution**



## Basic Computer State machine



## **Execute of Memory Instructions**

Symbol	Operation Decoder	Symbolic Description
AND	D <sub>0</sub>	$AC \leftarrow AC \land M[AR]$
ADD	$D_1$	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	$D_2$	$AC \leftarrow M[AR]$
STA	$D_3$	M[AR] ← AC
BUN	$D_4$	PC ← AR
BSA	$D_5$	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	$D_6$	M[AR] ← M[AR] + 1, if M[AR] + 1 = 0 then PC ← PC+1

- The effective address of the instruction is in AR and was placed there during timing signal  $T_2$  when I=0, or during timing signal  $T_3$  when I=1
- Memory cycle is assumed to be short enough to complete in a CPU cycle
- The execution of MR instruction starts with T<sub>4</sub>

AND to AC

 $\begin{array}{ll} D_0T_4\colon & \mathsf{DR} \leftarrow \mathsf{M}[\mathsf{AR}] & \mathsf{Read} \ \mathsf{operand} \\ D_0T_5\colon & \mathsf{AC} \leftarrow \mathsf{AC} \land \mathsf{DR}, \ \mathsf{SC} \leftarrow \mathsf{0} & \mathsf{AND} \ \mathsf{with} \ \mathsf{AC} \end{array}$ 

ADD to AC

 $D_1T_4{:}\quad DR \leftarrow M[AR] \\$  Read operand

 $D_1T_5$ : AC  $\leftarrow$  AC + DR, E  $\leftarrow$  C<sub>out</sub>, SC  $\leftarrow$  0 Add to AC and store carry in E

LDA: Load to AC

 $\begin{array}{ll} D_2T_4: & DR \leftarrow M[AR] \\ D_2T_5: & AC \leftarrow DR, SC \leftarrow 0 \end{array}$ 

STA: Store AC


 $D_3T_4$ : M[AR]  $\leftarrow$  AC, SC  $\leftarrow$  0


BUN: Branch Unconditionally

 $D_4T_4$ : PC  $\leftarrow$  AR, SC  $\leftarrow$  0

BSA: Branch and Save Return Address

$$M[AR] \leftarrow PC, PC \leftarrow AR + 1$$





BSA:


 $D_5T_4$ : M[AR]  $\leftarrow$  PC, AR  $\leftarrow$  AR + 1

 $D_5T_5$ : PC  $\leftarrow$  AR, SC  $\leftarrow$  0

ISZ: Increment and Skip-if-Zero

 $\begin{array}{ll} D_6 T_4 \colon & DR \leftarrow M[AR] \\ D_6 T_5 \colon & DR \leftarrow DR + 1 \end{array}$ 

 $D_6T_4$ : M[AR]  $\leftarrow$  DR, if (DR = 0) then (PC  $\leftarrow$  PC + 1), SC  $\leftarrow$  0



## **Register Instructions**

Register Reference Instructions are identified when

- $D_7 = 1$ , I = 0
- Register Ref. Instr. is specified in  $b_0 \sim b_{11}$  of IR Execution starts with timing signal  $T_3$

 $r = D_7 I'T_3$  => Register Reference Instruction  $B_i = IR(i)$ , i=0,1,2,...,11

	r:	SC ← 0
	l '-	
CLA	rB <sub>11</sub> :	AC ← 0
CLE	rB <sub>10</sub> :	E ← 0
CMA	rB <sub>9</sub> :	AC ← AC'
CME	rB <sub>8</sub> :	E ← E'
CIR	rB <sub>7</sub> :	$AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	rB <sub>6</sub> :	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	rB <sub>5</sub> :	AC ← AC + 1
SPA	rB₄:	if $(AC(15) = 0)$ then $(PC \leftarrow PC+1)$
SNA	rB <sub>3</sub> :	if $(AC(15) = 1)$ then $(PC \leftarrow PC+1)$
SZA	rB <sub>2</sub> :	if (AC = 0) then (PC $\leftarrow$ PC+1)
SZE	rB₁:	if (E = 0) then (PC $\leftarrow$ PC+1)
HLT	rB <sub>0</sub> :	$S \leftarrow 0$ (S is a start-stop flip-flop)