



## Basic Computer Datapath



## Basic Computer Components




### List of BC Registers

DR	16	Data Register	Holds memory operand
AR	12	Address Register	Holds address for memory
AC	16	Accumulator	Processor register
IR	16	Instruction Register	Holds instruction code
PC	12	Program Counter	Holds address of instruction
TR	16	Temporary Register	Holds temporary data
INPR	8	Input Register	Holds input character
OUTR	8	Output Register	Holds output character

## Basic Computer Instruction Format

- **Instructions should be stored in memory**
- **Instructions and micro-operations**
- **Parts of instructions**
- **Type of instruction (Opcode)**
- **Address or immediate**
- **Addressing Mode**


Memory-Reference Instructions (OP-code = 000 ~ 110)



Register-Reference Instructions (OP-code = 111, I = 0)



Input-Output Instructions (OP-code = 111, I = 1)




## Basic computer ISA


- **Art of ISA (Trade-off between completeness, performance, instruction memory size, complexity and ...)**

Symbol	Hex Code		Description
	I = 0	I = 1	
AND	0xxx	8xxx	AND memory word to AC
ADD	1xxx	9xxx	Add memory word to AC
LDA	2xxx	Axxx	Load AC from memory
STA	3xxx	Bxxx	Store content of AC into memory
BUN	4xxx	Cxxx	Branch unconditionally
BSA	5xxx	Dxxx	Branch and save return address
ISZ	6xxx	Exxx	Increment and skip if zero
CLA	7800		Clear AC
CLE	7400		Clear E
CMA	7200		Complement AC
CME	7100		Complement E
CIR	7080		Circulate right AC and E
CIL	7040		Circulate left AC and E
INC	7020		Increment AC
SPA	7010		Skip next instr. if AC is positive
SNA	7008		Skip next instr. if AC is negative
SZA	7004		Skip next instr. if AC is zero
SZE	7002		Skip next instr. if E is zero
HLT	7001		Halt computer
INP	F800		Input character to AC
OUT	F400		Output character from AC
SKI	F200		Skip on input flag
SKO	F100		Skip on output flag
ION	F080		Interrupt on
IOF	F040		Interrupt off


## Control Unit



## Instruction Execution



## Basic Computer State machine



## Execute of Memory Instructions

Symbol	Operation Decoder	Symbolic Description
AND	D <sub>0</sub>	$AC \leftarrow AC \wedge M[AR]$
ADD	D <sub>1</sub>	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	D <sub>2</sub>	$AC \leftarrow M[AR]$
STA	D <sub>3</sub>	$M[AR] \leftarrow AC$
BUN	D <sub>4</sub>	$PC \leftarrow AR$
BSA	D <sub>5</sub>	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	D <sub>6</sub>	$M[AR] \leftarrow M[AR] + 1, \text{ if } M[AR] + 1 = 0 \text{ then } PC \leftarrow PC + 1$

- The effective address of the instruction is in AR and was placed there during timing signal T<sub>2</sub> when I = 0, or during timing signal T<sub>3</sub> when I = 1
- Memory cycle is assumed to be short enough to complete in a CPU cycle
- The execution of MR instruction starts with T<sub>4</sub>

AND to AC

D<sub>0</sub>T<sub>4</sub>: DR  $\leftarrow$  M[AR]                      Read operand  
D<sub>0</sub>T<sub>5</sub>: AC  $\leftarrow$  AC  $\wedge$  DR, SC  $\leftarrow$  0                      AND with AC

ADD to AC

D<sub>1</sub>T<sub>4</sub>: DR  $\leftarrow$  M[AR]                      Read operand  
D<sub>1</sub>T<sub>5</sub>: AC  $\leftarrow$  AC + DR, E  $\leftarrow$  C<sub>out</sub>, SC  $\leftarrow$  0                      Add to AC and store carry in E

LDA: Load to AC

D<sub>2</sub>T<sub>4</sub>: DR  $\leftarrow$  M[AR]  
D<sub>2</sub>T<sub>5</sub>: AC  $\leftarrow$  DR, SC  $\leftarrow$  0

STA: Store AC


D<sub>3</sub>T<sub>4</sub>: M[AR]  $\leftarrow$  AC, SC  $\leftarrow$  0

BUN: Branch Unconditionally

D<sub>4</sub>T<sub>4</sub>: PC  $\leftarrow$  AR, SC  $\leftarrow$  0

BSA: Branch and Save Return Address

M[AR]  $\leftarrow$  PC, PC  $\leftarrow$  AR + 1




BSA:

D<sub>5</sub>T<sub>4</sub>: M[AR]  $\leftarrow$  PC, AR  $\leftarrow$  AR + 1  
D<sub>5</sub>T<sub>5</sub>: PC  $\leftarrow$  AR, SC  $\leftarrow$  0

ISZ: Increment and Skip-if-Zero

D<sub>6</sub>T<sub>4</sub>: DR  $\leftarrow$  M[AR]  
D<sub>6</sub>T<sub>5</sub>: DR  $\leftarrow$  DR + 1  
D<sub>6</sub>T<sub>6</sub>: M[AR]  $\leftarrow$  DR, if (DR = 0) then (PC  $\leftarrow$  PC + 1), SC  $\leftarrow$  0



## Register Instructions

Register Reference Instructions are identified when

- $D_7 = 1$ ,  $I = 0$
- Register Ref. Instr. is specified in  $b_0 \sim b_{11}$  of IR
- Execution starts with timing signal  $T_3$

$r = D_7 I' T_3 \Rightarrow$  Register Reference Instruction

$B_i = IR(i)$ ,  $i=0,1,2,\dots,11$

	r:	$SC \leftarrow 0$
CLA	$rB_{11}$ :	$AC \leftarrow 0$
CLE	$rB_{10}$ :	$E \leftarrow 0$
CMA	$rB_9$ :	$AC \leftarrow AC'$
CME	$rB_8$ :	$E \leftarrow E'$
CIR	$rB_7$ :	$AC \leftarrow shr\ AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	$rB_6$ :	$AC \leftarrow shl\ AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	$rB_5$ :	$AC \leftarrow AC + 1$
SPA	$rB_4$ :	if $(AC(15) = 0)$ then $(PC \leftarrow PC+1)$
SNA	$rB_3$ :	if $(AC(15) = 1)$ then $(PC \leftarrow PC+1)$
SZA	$rB_2$ :	if $(AC = 0)$ then $(PC \leftarrow PC+1)$
SZE	$rB_1$ :	if $(E = 0)$ then $(PC \leftarrow PC+1)$
HLT	$rB_0$ :	$S \leftarrow 0$ (S is a start-stop flip-flop)