V. Evaluate my Learnings

Name: REIMARC G. CORPUZ Score: _____

Course/Sec: BSCPE 3GF Time/Day: 6:11/Monday

Date Sub: NOV. 15, 2022

A. Answer the following questions accordingly.

1. What are the basic components of a module? Which components are mandatory?


The basic components of a module are Module Name, Port List, Port Declarations, Parameters, Declarations of wires, regs and other variables, Data flow statements, Instantiation of lower-level modules, always and initial blocks, Tasks and functions, endmodule statement.

The components that are mandatory are module, module name, and endmodule.

2. Does a module that does not interact with its environment have any I/O ports? Does it have a port list in the module definition?

The module that does not interact with its environment have I/O ports. And it doesn't have a port list in the module definition.

3. A 4-bit parallel shift register has I/O pins as shown in the figure below. Write the module definition for this module shift_reg. Include the list of ports and port declarations. You do not need



module shift_reg(reg_out,reg_in,clock);

output reg [3:0]reg_out;

input [3:0]reg_in;

input clock;

endmodule

4. Declare a top-level module stimulus. Define REG_IN (4 bit) and CLK (1 bit) as reg register variables and REG_OUT (4 bit) as wire. Instantiate the module shift_reg and call it sr1. Connect the ports by ordered list.

```
module stimulus:
      reg [3:0]REG_IN;
      reg CLK;
      wire [3:0]REG_OUT;
      shift_reg sr1(REG_OUT,REG_IN,CLK);
endmodule
5. Connect the ports in Step 4 by name.
shift_reg(.reg_out(REG_OUT),.reg_in(REG_IN),.clock(CLK));
6: Write the hierarchical names for variables REG_IN, CLK, and REG_OUT.
stimulus.REG_IN, stimulus.CLK, stimulus.REG_OUT
7: Write the hierarchical name for the instance sr1. Write the hierarchical names for its ports clock
and reg_in.
stimulus.sr1,
stimulus.sr1.clock
stimulus.sr1.reg_in
B. Write the structural modeling of Full adder here module name YOURINITIALS_fa
(CMCC_fa):
module RGC_fa (sum,cout,a,b,cin);
      input a,b,cin;
      output sum, cout;
      wire t1, t2, k;
```

```
xor(sum,a,b,cin);
xor(k,a,b);
and(t1,a,b);
and(t2,k,cin);
or(cout,t1,t2,k);
```

endmodule

C. An example of a test bench created for the 1 bit full adder is shown below. Modify it and Draw the expected waveform using the test bench.


```
module RGC_fa_tst();
reg a, b, cin;
wire sum, cout;


RGC_fa uut ( .a(a), .b(b), .cin(cin), .sum(sum), .cout(cout));
initial begin
    a = 0;
    b = 0;
    cin = 0;
#100 a = 0; b = 0; cin = 1;
#100 a = 0; b = 1; cin = 0;
#100 a = 0; b = 1; cin = 1;
#100 a = 1; b = 0; cin = 1;
#100 a = 1; b = 0; cin = 1;
#100 a = 1; b = 1; cin = 0;
#100 a = 1; b = 1; cin = 0;
```


end

endmodule

For letter C...Draw the expected waveform here:







D. Test the circuit by adding the following 4-bit binary values. (Negative numbers are given in two's complement notation. Verify results by converting sums back to their base-10 equivalent values.

	lias/	dist h
3 12 =5	©11+©10=	
5 14- 9	an+an=	
7-3-4	an+na=	
3 5-2	@11+1C11==	

Draw the expected waveform:

```
BINARY
D)
                               colf + 0101 -
                          -P. 0101 + 0100 =
                          +> OIII + 1101 =
                                                  0100
                          + coll + 1011 =
                                                  1110
                                                  TEST BENCH
   VERILOG STRUCTURE:
                                                  module fullAPDER_4bit-fit();
   incodule full ADDER_4bit (aum, cout, a, b, c);
                                                      reg [3:0] a, b, c; // DEC
       input [3:0] a, 6; input c;
                                                      wire[3:0] sum, cout;
      autput wire [3:0] sum; autput out; 

the tal(ato), blo), crsunto], carti);
                                                module full-ADDER_46it (
      tulader FA2(at1), bt), cout, sunt], cout);
tulader FA3(ctil), bt), aut2, sunt], aut3);
tulader FA3(ctil), bt), aut2, sunt], aut5);
                                                          . Sum (sum)
                                                          · cout (cout),
                                                          · a(a),
   endimodule
                                                          · b(b)
                                                          ·c(c)
   midule fulladder (sum cout, a, b, c)
                                                   initial " DECICO);
      input a,b,c, autput sum, cout; wire t,t2, t3;
                                                   begin
   / dways @ (DEC!)
                                                  q = 4'bcco; b =4'bcco; c = 0;
     begin
          case (DECI)
                                                 $100 q =4 bool ; b =4 bolo ;
               0: sum = 416000;
                                                 $100 a =4160101; 6=4160100;
                                                 $100 a=46011; b=4161101
               2: sum = 4160010;
               3 : sum = 4/60011;
                                                 #100 a = 416 coll; 6= 416 1011;
              4: sum = 4/60100;
5: sum = 4/60101;
                                                 end
               6: sum = 4/60110;
                                                 endinodule
               7: Sum = 4/60111;
               8: Sum = 44000;
                                               EXPECTED WAVEFORM:
               15; Sum =4'1111;
     end*/
                                                                     0011
                                                               011
                                          9
                                              coo
                                                   001
                                                          00
      xxx (xum, a,b,c);
                                                                     1011
                                          6
                                                   0161
                                              0000
                                                               101
                                                          000
      xor (t, a16);
                                              acco
                                          C
      AND (t2, 0,6);
      AND (t3, t1, c):
                                        sum
                                              0000
                                                          1001.
                                                    dol
                                                                0100
                                                                     1110
      OR (aut, ti, t2, t3);
                                        court
    end module
                                                                      13
                                        DECI
                                               0
                                                     5
                                                           9.
                                                                 4
                                                       2005
                                                             300ps yours 500ps
                                           Ops
```

E. Space Notes: Cite your resources to justify your answers here. APA format. Kindly write your constructive reflection on how to make this learner's module better □.

Reference

IEEE.(1996). Standard Hardware Description Language Based on the Verilog(R) Hardware

Description Language [eBook edition]. IEEE.

https://ieeexplore.ieee.org/servlet/opac?punumber=4246

Reflection:

The Verilog structures depict basic circuit components like logic gates. A wider circuit is defined by creating a code that connects such parts. This is referred to as the structural representation of logic circuits. However, it also describes a circuit using logic expressions. and programming constructs that specify the circuit's function but not its precise gate-level organization. The behavioral representation is what we refer to as this. We cannot define a function inside of another one in the C programming language. But we can refer to a function that are contained within other functions. Similar to that, no module definition can include another. Within its module and endmodule lines is a module definition. An alternative is a module definition. Instantiate other modules to include copies of them.

To declare an instance of a module inside another module, you write the name of your module (like HalfAdder in the example), give it a unique name (like HA1, HA2 in the example) ports. the example code. the line: HalfAdder connect the In (.a(x),.b(y),.sum(s1),.carry(c1)); tells the synthesizer (like a compiler in C programming language) to create an instance of the half adder module called HA1, connect the inputs x and y of the full adder to the ports a and b of the instance and to connect sum and the carry_out of the half adder to internal (wires) and c1. The other HalfAdder HA2 the signals s1line: (.a(cin),.b(s1),.sum(sum),.carry(c2)); is generating another instance called HA2, where signal s1 is connected to port b of the half adder, the input cin is connected to port a, the carry_out port is connected to an internal signal c2, and the sum port is connected to the output sum. The keyword wire is used for internal signal, which are neither inputs nor outputs. "|" indicates a bit-wise "or"ing.

```
module HalfAdder(input a,b, output sum, carry_out);
    assign sum = a^b; // sum = a xor b
    assign carry_out = a&b; // carry = a and b
endmodule
module FullAdder (input x,y,cin, output sum, carry_out);
    wire s1,c1,c2;
    HalfAdder HA1 (.a(x),.b(y),.sum(s1),.carry_out (c1));
    HalfAdder HA2 (.a(cin),.b(s1),.sum(sum),.carry_out (c2));
    assign carry_out = c1|c2;
endmodule
```

Link:

https://blog.cloudv.io/assets/files/CSCE239L_Experiment_4.pdf