

V. Evaluate my Learnings

Name: REIMARC G. CORPUZ

Score: _____

Course/Sec: BSCPE 3GF

Time/Day: 5:46 TUESDAY

Date Sub: NOV. 15, 2022

- A. write the Verilog code of the 4-bit full adder schematic shown in dataflow modeling and instantiation.

```
1  module fullADDER (s,cout,a,b,cin);
2      output [3:0]s;
3      output cout;
4      wire [2:0]c;
5      input [3:0]a,b,cin;
6
7      full_3 add1 (s[0],c[0],a[0],b[0],cin);
8      full_3 add2 (s[1],c[1],a[1],b[1],c[0]);
9      full_3 add3 (s[2],c[2],a[2],b[2],c[1]);
10     full_3 add4 (s[3],cout,a[3],b[3],c[2]);
11
12 endmodule
13 module full_3 (s,cout,a,b,c);
14     input a,b,c;
15     output reg s,cout;
16     always @(*)
17     begin
18         s = a^b^c;
19         cout = (a&b) | (b&c) | (a&c);
20     end
21 endmodule
```

- B. Modify and write the previous test bench in module 4, use this to test the 4-bit full adder.

```
1  module fullADDER_tst;
2
3      reg [3:0] a;
4      reg [3:0] b;
5      reg [3:0] cin;
6
7      wire [3:0] s;
8      wire cout;
9
10     fullADDER uut(
11         .s(s),
12         .cout(cout),
13         .a(a),
14         .b(b),
15         .cin(cin)
16     );
17
18     initial
19     begin
20         a = 4'b0000;
21         b = 4'b0000;
22         cin = 0;
23     end
24     always #1 b = b+1'b1;
25     always #2 a = a+1'b1;
26     initial
27     #100 $finish;
28
29 endmodule
```

C. Draw the expected waveform here:



D. Test the 4bit adder circuit by adding the following 4-bit binary values. (Negative numbers are given in two's complement notation. Assume that the first expression is $[3:0]A + [3:0]B = [3:0]SUM$)

	key	data
$3+2=5$	$0011+0010=$	
$5+4=9$	$0101+0100=$	
$7-3=4$	$0111+1101=$	
$3-5=2$	$0011+1011=$	

```

1  module adding4BIT (s,cout,a,b,cin);
2      output [3:0]s;
3      output cout;
4      wire [2:0]c;
5      input [3:0]a,b,cin;
6
7      fourBIT add1 (s[0],c[0],a[0],b[0],cin);
8      fourBIT add2 (s[1],c[1],a[1],b[1],c[0]);
9      fourBIT add3 (s[2],c[2],a[2],b[2],c[1]);
10     fourBIT add4 (s[3],cout,a[3],b[3],c[2]);
11
12 endmodule
13 module fourBIT (s,cout,a,b,c);
14     input a,b,c;
15     output reg s,cout;
16     always @(*)
17     begin
18         s = a^b^c;
19         cout = (a&b) | (b&c) | (a&c);
20     end
21 endmodule
22


```

```

1  module adding4BIT_tst;
2
3      reg [3:0] a;
4      reg [3:0] b;
5      reg [3:0] cin;
6
7      wire [3:0] s;
8      wire cout;
9
10     adding4BIT uut (
11         .s(s),
12         .cout(cout),
13         .a(a),
14         .b(b),
15         .cin(cin)
16     );
17
18     initial
19     begin
20         a = 4'b0000;
21         b = 4'b0000;
22         cin = 0;
23         #100 a = 4'b0011; b = 4'b0010;
24         #100 a = 4'b0101; b = 4'b0100;
25         #100 a = 4'b0111; b = 4'b1101;
26         #100 a = 4'b0011; b = 4'b1011;
27     end
28
29 endmodule
30


```

Draw the expected waveform



PART 2

Create a Verilog code for Dataflow and Structural for the circuit of 8:1 multiplexer. Illustrate the truth table of the following. Present the simulation result in a wave form corresponding to a test bench created.




A. Show your truth table and waveform here:

Truth Table

S0	S1	S2	OUTPUT
0	0	0	I0
0	0	1	I1
0	1	0	I2
0	1	1	I3
1	0	0	I4
1	0	1	I5
1	1	0	I6
1	1	1	I7

Waveform



B. Create structural modeling of 8:1 multiplexer

```
module and_gate(output a, input b, c, d, e);  
    assign a = b & c & d & e;
```

```

endmodule

module not_gate(output f, input g);
    assign f = ~ g;
endmodule

module or_gate(output l, input m, n, o, p, q, r, s, t);
    assign l = m | n | o | p | q | r | s | t;
endmodule

module m81(out, D0, D1, D2, D3, D4, D5, D6, D7, S0, S1, S2);
    output out;
    input D0, D1, D2, D3, D4, D5, D6, D7, S0, S1, S2;
    wire s0bar, s1bar, T1, T2, T3, T4, T5, T6, T7, T8;

    not_gate u1(s1bar, S1);
    not_gate u2(s0bar, S0);
    not_gate u3(s2bar, S2);

    and_gate u4(T1, D0, s0bar, s1bar, s2bar);
    and_gate u5(T2, D1, S0, s1bar, s2bar);
    and_gate u6(T3, D2, s0bar, S1, s2bar);
    and_gate u7(T4, D3, S0, S1, s2bar);
    and_gate u8(T5, D4, s0bar, s1bar, S2);
    and_gate u9(T6, D5, S0, s1bar, S2);
    and_gate u10(T7, D6, s0bar, S1, S2);
    and_gate u11(T8, D7, S0, S1, S2);
    or_gate u12(out, T1, T2, T3, T4, T5, T6, T7, T8);
endmodule

```

C. Create dataflow modeling of 8:1 multiplexer

```

module m81(output out, input D0, D1, D2, D3, D4, D5, D6, D7, S0, S1, S2);
    assign S1bar=~S1;
    assign S0bar=~S0;
    assign S2bar=~S2;
    assign out = (D0 & S2bar & S1bar & S0bar) | (D1 & S2bar & S1bar & S0) | (D2 & S2bar &
    S1 & S0bar) + (D3 & S2bar & S1 & S0) + (D4 & S2 & S1bar & S0bar) + (D5 & S2 & S1bar &
    S0) + (D6 & S2 & S1 & S0bar) + (D7 & S2 & S1 & S0);
endmodule

```

D. Create a Test Bench Simulation to the following 8:1 multiplexer

Verilog Code

```
1  module MUX_8to1(d0,d1,d2,d3,d4,d5,d6,d7,sel,out);
2      input d0,d1,d2,d3,d4,d5,d6,d7;
3      input [2:0] sel;
4      output reg out;
5      always@(sel)
6      begin
7          case(sel)
8              3'b000:out=d0;
9              3'b001:out=d1;
10             3'b010:out=d2;
11             3'b011:out=d3;
12             3'b100:out=d4;
13             3'b101:out=d5;
14             3'b110:out=d6;
15             3'b111:out=d7;
16         endcase
17     end
18 endmodule
```

Testbench

```
1  module MUX_8to1_tst;
2      // Inputs
3      reg d0;
4      reg d1;
5      reg d2;
6      reg d3;
7      reg d4;
8      reg d5;
9      reg d6;
10     reg d7;
11     reg [2:0] sel;
12
13     // Outputs
14     wire out;
15
16     // Instantiate the Unit Under Test (UUT)
17     MUX_8to1 uut (
18         .d0(d0),
19         .d1(d1),
20         .d2(d2),
21         .d3(d3),
22         .d4(d4),
23         .d5(d5),
24         .d6(d6),
25         .d7(d7),
26         .sel(sel),
27         .out(out)
28     );
29
30     initial begin
31         // Initialize Inputs
32         d0 = 0;
33         d1 = 0;
34         d2 = 0;
35         d3 = 0;
36         d4 = 0;
37         d5 = 0;
38         d6 = 0;
39         d7 = 0;
40         sel = 0;
```

```
41
42 // Wait 100 ns for global reset to finish
43 #100
44 d0 = 0; d1 = 0; d2 = 0; d3 = 0; d4 = 1; d5 = 1; d6 = 0; d7 = 1; sel = 5;
45 #100
46 d0 = 0; d1 = 1; d2 = 0; d3 = 1; d4 = 1; d5 = 1; d6 = 0; d7 = 1; sel = 3;
47 #100
48 d0 = 1; d1 = 0; d2 = 0; d3 = 0; d4 = 1; d5 = 0; d6 = 0; d7 = 0; sel = 7;
49 #100
50 d0 = 1; d1 = 1; d2 = 0; d3 = 1; d4 = 1; d5 = 0; d6 = 0; d7 = 1; sel = 2;
51
52 // Add stimulus here
53 end
54 endmodule
```