
Name: REIMARC G. CORPUZ Score: _____

Course/Sec: BSCPE 3GF Time/Day: 11:56 WEDNESDAY

Date Sub: NOVEMBER 16, 2022

III. LEARNING ACTIVITIES

A 1:8 de multiplexer is below. You may modify your previous codes.



a. What is a demultiplexer?

A De multiplexer is a circuit that receives a single input signal and selects one of the multiple possible output routes to which to transmit the signal.

b. Create a Verilog code written in Data flow and behavioral modeling.

Data Flow Modeling

```
module DEMUX_lto8_DM(in,s0,s1,s2,00,01,02,03,04,05,06,07);
 2
       input in, s0, s1, s2;
      output 00,01,02,03,04,05,06,07;
 3
      assign s0n = ~ s0;
assign sln = ~ sl;
      assign s2n = ~ s2;
      assign 00 = in & s0n & sln & s2n;
assign 01 = in & s0 & sln & s2n;
      assign 02 = in & s0n & s1 & s2n;
      assign 03 = in & s0 & s1 & s2n;
10
      assign 04 = in & s0n & sln & s2;
11
      assign O5 = in & s0 & sln & s2;
12
      assign 06 = in & s0n & s1 & s2;
assign 07 = in & s0 & s1 & s2;
13
14
15
      endmodule
```

Behavioral Modeling

```
module DEMUX 1to8 BM (in, s0,s1,s2,00,01,02,03,04,05,06,07);
         input in, s0,s1,s2;
         output reg 00,01,02,03,04,05,06,07;
 3
 4
 5
       always 🧯 (*)
      begin
 6
           00 = ~s2&in&~s1&~s0;
           01 = s0&in&~s1&~s2;
 8
           02 = ~s2&in&s1&s0;
           03 = ~s2&in&s1&s0;
10
11
           04 = s2&in&~s1&~s0;
           05 = s2&in&~sl&s0;
12
           06 = in&s2&s1&~s0;
13
           07 = in&s2&s1&s0;
14
15
         end
```

c. Provide a Test bench of the code.

Data Flow Modeling


```
module DEMUX 1to8 DM tb;
      reg in, s0, s1, s2;
 3
      wire 00,01,02,03,04,05,06,07;
 4
 5
      DEMUX_1to8_DM uut (
 6
      .in(in),
      .s0(s0),
 8
 9
      .sl(sl),
10
      .s2(s2),
11
      .00(00),
12
      .01(01),
      .02(02),
13
      .03(03),
14
15
      .04(04),
16
      .05(05),
      .06(06),
17
18
      .07 (07)
19
      );
20
      initial begin
21
      // Initialize Inputs
22
      in = 0;s0 = 0;s1 = 0;s2 = 0;
23
      // Wait 100 ns for global reset to finish \,
24
25
      #100;
26
      // Add stimulus here
      #100; in = 1;s0 = 0;s1 = 0;s2 = 0;
#100; in = 1;s0 = 1;s1 = 0;s2 = 0;
27
29
      #100; in = 1;s0 = 0;s1 = 1;s2 = 0;
     #100; in = 1;s0 = 1;s1 = 1;s2 = 0;
30
     #100; in = 1;s0 = 0;s1 = 0;s2 = 1;
#100; in = 1;s0 = 1;s1 = 0;s2 = 1;
31
32
      #100; in = 1;s0 = 0;s1 = 1;s2 = 1;
33
34
      #100; in = 1;s0 = 1;s1 = 1;s2 = 1;
35
      end
      endmodule
36
37
```

Behavioral Modeling

```
1
      module DEMUX_1to8_BM_tb;
2
3
      reg in, s0, s1, s2;
      wire 00,01,02,03,04,05,06,07;
4
5
 6
      DEMUX_1to8_BM uut (
7
      .in(in),
8
      .s0(s0),
9
      .sl(sl),
10
      .s2(s2),
11
      .00(00),
12
      .01(01),
      .02(02),
13
      .03(03),
14
      .04(04),
15
16
      .05(05),
17
      .06(06),
      .07(07)
18
19
20
21
     initial begin
22
     // Initialize Inputs
23
      in = 1;s2 = 0;s1 = 0;s0 = 0;
      // Wait 100 ns for global reset to finish
24
     #100;
25
      // Add stimulus here
26
27
      #100; s2=0; s1=0; s0=1;
     #100; s2=0; s1=1; s0=0;
28
     #100; s2=0; s1=1; s0=1;
#100; s2=1; s1=0; s0=0;
29
30
     #100; s2=1; s1=0; s0=1;
31
32
     #100; s2=1; s1=1; s0=0;
33
      #100; s2=1; s1=1; s0=1;
34
      end
35
      endmodule
```

d. Provide simulation result of a waveform

Data Flow Modeling



Behavioral Modeling

