NAME: REIMARC G. CORPUZ


COURSE, YR & SECTION: BSCPE 3GF

DATE: OCTOBER 27, 2022

SCORE:

# adder\_4bit\_bahavioral

### Wave:




### Reflection:

In the Verilog coding style of a 4-bit adder using behavioral, the statement is assigned together with the output variable carry\_out and sum enclosed in a curly bracket. In the testbench, it uses a parameter for the condition to satisfy the 4-bit adder. As always it will initiate the variable within the two connecting modules.

## ripple\_adder\_4bit\_structural

### Transcript:

### Wave:




### Reflection:

In the Verilog coding style of a 4-bit ripple adder using structural, it has 4 modules and it uses internal nets to connect those four. It also used a declaration and primitives to simulate the test bench. Within the testbench, the condition will satisfy to observe the effect in the module ports.

# Ripple\_adder\_4bit\_dataflow

### Transcript:

#### Wave:



### Reflection:

In a Verilog coding style using data flow, the wire output is assigned by the data flow style of the implement circuit in the modules. It also uses internal nets to connect four full adders using data flow. The data is transferred by the assigned value of the input to the wire/output variable.