

Southern Luzon State University College of Engineering Computer Engineering Department




CPE 09 INTRODUCTION TO HDL

Name: REIMARC G. CORPUZ Date: Sept 27, 2022


Course and Year: BSCpE III GF Score:


Verilog Code





Testbench Code

Waveform Simulation










Waveform Simulation using Testbench





Business Affairs Office Southern Luzon State University

Lucban, Quezon

September 19,2022

Dear Ma'am/Sir,

Good Day!


This is to inform you that the id of Mr/Ms. REMARC. G. CORPU2was not yet process due to reschedule of ID processing for all freshmen (1st year), Kindly use this for his/her scholarship purposes.

Hoping for your understanding on this matter.

Yours truly,

ROMANIE CABRERA

Business Affairs Office - Staff



AFTER THE ACTIVITY USING MODELSIM, I UNDERSTAND THAT THE SIMULATION OF VERILOG CODE SHOWS THE WAVEFORM THAT TELLS THE LOGIC CATE EQUIVALENT TO O AND 1. AS THOWN IN THE WAVE FORM SIMULATION, I HAVE THREE SETS OF INPUT FOR VARIABLE A AND B. I ALSO HAVE GIX OUTPUT VARIABLES DEPENDING TO THE TYPES OF LOGIC GATES (Yand, Yor, Yxor, Ynand, Ynor, Yxnor). IN THE FIRST SET (NPUT (1 AND O), THE OUTPUT WAVEFORM ARE FALLING, RISING, RISING, FALLING AND FALLING. THE ARRANGEMENT IS BASE ON THE ASSIGNED OUTPUT IN MY VERILOG CODE, THE DIRECTIONS OF THE WAVEFORM, SHOWS THAT IF IT IS RISING IT IS EQUIVALENT TO 1, AND IF IT IS FALLING IT IS O, AND AS WE CAN SEE I HAVE POUR CETS OF INPUT AND OUTPUT, 100 PROSECOND PER GET WITH THE TOTAL OF 400 PS. THAT IS WHY I HAYE THAT WAVEFORM SMULATION. THE DEFAULT DELAY THA I USED IS 1 ILS THAT IS EQUAL TO 100 PS. IN MY VERILOG CODE I USED ASSIGN WITH THE BOOLEAN EXPRESSIONS & FOR AND, I FOR OR, A FOR KOR, AND A FOR NOT INSTEAD OF USING THE WORD AND, OR, XOR, NOT, HAND, HOR, XHOR . I INCLUDE IT ALL IN ONE MODULE OR VERILOG COPE. ALSO I REALIZE THAT, I CANNOT HAVE OR IT IS ERROR TO HAVE ONLY ONE OUTPUT VARIABLE (Y) FOR ALL LOGIC GATES, THAT IS WHY I GREATED OIX VARIABLE NAME .

FOR CONCLUSION, USING MODEL SIM I CAN EASILY IDENTIFY THE CUTPUT EQUIVALENT FOR LOGIC GATES OR IN A GIRCUIT DESIG AND JINCE IT ONLY HAVE TWO CHOICES WHITHER IT IS 0 OR 1.