## V. Evaluate my Learnings

Name: REIMARC G. CORPUZ Score: \_\_\_\_\_

Course/Sec: BSCPE 3GF Time/Day: 5:46 TUESDAY

Date Sub: NOV. 15, 2022


A. write the Verilog code of the 4-bit full adder schematic shown in dataflow modeling and instantiation.

```
module fullADDER (s,cout,a,b,cin);
 2
       output [3:0]s;
 3
       output cout;
 4
       wire [2:0]c;
 5
       input [3:0]a,b,cin;
 6
       full 3 addl (s[0],c[0],a[0],b[0],cin);
 7
8
       full_3 add2 (s[1],c[1],a[1],b[1],c[0]);
 9
       full_3 add3 (s[2],c[2],a[2],b[2],c[1]);
10
       full_3 add4 (s[3],cout,a[3],b[3],c[2]);
11
12
     endmodule
13
     module full_3 (s,cout,a,b,c);
14
       input a,b,c;
       output reg s,cout;
15
16
       always @(*)
17
      begin
18
        s = a^b^c;
         cout = (a&b) | (b&c) | (a&c);
19
20
       end
21
     endmodule
```

B. Modify and write the previous test bench in module 4, use this to test the 4-bit full adder.

```
module fullADDER tst;
 2
 3
       reg [3:0] a;
       reg [3:0] b;
 4
 5
       reg [3:0] cin;
 6
 7
       wire [3:0] s;
8
       wire cout;
9
10
       fullADDER uut (
11
         .s(s),
12
         .cout (cout) ,
13
         .a(a),
         .b(b),
14
15
          .cin(cin)
16
       );
17
18
       initial
19
       begin
20
         a = 4'b00000;
21
         b = 4'b00000;
22
         cin = 0;
23
       end
         always #1 b = b+1'b1;
24
25
         always #2 a = a+1'b1;
26
       initial
27
       #100 $finish;
28
29
     endmodule
```

C. Draw the expected waveform here:




D. Test the 4bit adder circuit by adding the following 4-bit binary values. (Negative numbers are given in two's complement notation. Assume that the first expression is [3:0]A+[3:0]B= [3:0]SUM

	likag	•	oli: ah
3 <del>12=</del> 5	©11+©10= 	_	
5 <del>14</del> =9	aa_+aa=		
7-3-4		_	
3 <del>5-</del> 2	@11+1C11=		


```
module adding4BIT (s,cout,a,b,cin);
 1
        output [3:0]s;
 3
        output cout;
 4
        wire [2:0]c;
 5
        input [3:0]a,b,cin;
 6
 7
        fourBIT addl (s[0],c[0],a[0],b[0],cin);
 8
        fourBIT add2 (s[1],c[1],a[1],b[1],c[0]);
 9
        fourBIT add3 (s[2],c[2],a[2],b[2],c[1]);
        fourBIT add4 (s[3],cout,a[3],b[3],c[2]);
10
11
12
      endmodule
13
      module fourBIT (s,cout,a,b,c);
14
        input a,b,c;
        output reg s,cout;
15
16
        always @(*)
17
        begin
18
           s = a^b^c;
          cout = (a\&b) | (b\&c) | (a\&c);
19
20
        end
21
      endmodule
22
 1
     module adding4BIT tst;
 2
 3
       reg [3:0] a;
       reg [3:0] b;
 4
 5
        reg [3:0] cin;
 7
        wire [3:0] s;
 8
        wire cout;
 9
       adding4BIT uut(
10
11
          .s(s),
12
          .cout (cout) ,
13
          .a(a),
14
          .b(b),
15
          .cin(cin)
16
17
18
        initial
19
        begin
          a = 4'b0000;
20
21
          b = 4'b00000;
22
          cin = 0;
          #100 a = 4'b0011; b = 4'b0010;
23
24
          #100 a = 4'b0101; b = 4'b0100;
          #100 a = 4'b0111; b = 4'b1101;
25
26
          #100 a = 4'b0011; b = 4'b1011;
27
        end
28
29
      endmodule
30
```

#### Draw the expected waveform



## PART 2

Create a Verilog code for Dataflow and Structural for the circuit of 8:1 multiplexer. Illustrate the truth table of the following. Present the simulation result in a wave form corresponding to a test bench created.




A. Show your truth table and waveform here:

## **Truth Table**

S0	<b>S1</b>	S2	OUTPUT
0	0	0	10
0	0	1	l1
0	1	0	12
0	1	1	13
1	0	0	14
1	0	1	15
1	1	0	17
1	1	1	17

## Waveform



B. Create structural modeling of 8:1 multiplexer

module and\_gate(output a, input b, c, d, e); assign a = b & c & d & e;

and\_gate u7(T4, D3, S0, S1, s2bar); and\_gate u8(T5, D4, s0bar, s1bar, S2); and\_gate u9(T6, D5, S0, s1bar, S2); and\_gate u10(T7, D6, s0bar, S1, S2); and\_gate u11(T8, D7, S0, S1, S2); or\_gate u12(out, T1, T2, T3, T4, T5, T6, T7, T8);

and\_gate u5(T2, D1, S0, s1bar, s2bar); and\_gate u6(T3, D2, s0bar, S1, s2bar);

endmodule

# C. Create dataflow modeling of 8:1 multiplexer

```
module m81(output out, input D0, D1, D2, D3, D4, D5, D6, D7, S0, S1, S2);
    assign S1bar=~S1;
    assign S0bar=~S0;
    assign S2bar=~S2;
    assign out = (D0 & S2bar & S1bar & S0bar) | (D1 & S2bar & S1bar & S0) | (D2 & S2bar & S1 & S0bar) + (D3 & S2bar & S1 & S0) + (D4 & S2 & S1bar & S0bar) + (D5 & S2 & S1bar & S0) + (D6 & S2 & S1 & S0bar) + (D7 & S2 & S1 & S0);
endmodule
```

D. Create a Test Bench Simulation to the following 8:1 multiplexer

## **Verilog Code**

```
module MUX_8tol(d0,d1,d2,d3,d4,d5,d6,d7,sel,out);
1
2
        input d0,d1,d2,d3,d4,d5,d6,d7;
       input [2:0] sel;
4
       output reg out;
5
       always@(sel)
       begin
         case(sel)
           3'b000:out=d0;
8
           3'b001:out=d1;
9
10
            3'b010:out=d2;
           3'b011:out=d3;
11
           3'b100:out=d4;
3'b101:out=d5;
12
13
14
            3'b110:out=d6;
            3'b111:out=d7;
15
16
         endcase
17
       end
18
     endmodule
```

#### **Testbench**

```
module MUX_8tol_tst;
      // Inputs
2
3
      reg d0;
      reg dl;
      reg d2;
5
      reg d3;
 6
      reg d4;
8
      reg d5;
      reg d6;
9
10
      reg d7;
11
      reg [2:0] sel;
12
      // Outputs
13
14
      wire out;
15
16
      // Instantiate the Unit Under Test (UUT)
     MUX 8tol uut (
17
      .d0(d0),
18
19
      .dl(dl),
20
     .d2(d2),
     .d3(d3),
21
      .d4(d4),
22
      .d5(d5),
23
24
      .d6(d6),
25
      .d7(d7),
      .sel(sel),
26
27
       .out(out)
28
29
     initial begin
// Initialize Inputs
30
31
32
      d0 = 0;
      d1 = 0;
33
      d2 = 0;
34
      d3 = 0;

d4 = 0;
35
36
      d5 = 0;
37
      d6 = 0;

d7 = 0;
38
39
40
     sel = 0;
```

```
41
     // Wait 100 ns for global reset to finish
42
     #100
43
     d0 = 0; d1 = 0; d2 = 0; d3 = 0; d4 = 1; d5 = 1; d6 = 0; d7 = 1; se1 = 5;
44
     #100
45
46
     d0 = 0; d1 = 1; d2 = 0; d3 = 1; d4 = 1; d5 = 1; d6 = 0; d7 = 1; se1 = 3;
47
      #100
      d0 = 1; d1 = 0; d2 = 0; d3 = 0; d4 = 1; d5 = 0; d6 = 0; d7 = 0; se1 = 7;
48
     #100
49
50
     d0 = 1; d1 = 1; d2 = 0; d3 = 1; d4 = 1; d5 = 0; d6 = 0; d7 = 1; se1 = 2;
51
     // Add stimulus here
52
     end
endmodule
53
54
```