



Southern Luzon State University
College of Engineering
Computer Engineering Department



CPE 09 INTRODUCTION TO HDL

Name: REIMARC G. CORPUZ

Date: Sept 27, 2022

Course and Year: BSCpE III GF

Score:

Verilog Code

ModelSim ALTEA STARTER EDITION 10.1d

File Edit View Compile Simulate Add Objects Tools Layout Bookmarks Window Help

ColumnLayout: Default

100 ps

Layout: Simulate

Instance	Design unit	Design unit type	Visibility	Total coverage
SessionI	SessionI	Module	+BCC=...	
#ASSIGN#6	SessionI	Process	+BCC=...	
#ASSIGN#7	SessionI	Process	+BCC=...	
#ASSIGN#8	SessionI	Process	+BCC=...	
#ASSIGN#9	SessionI	Process	+BCC=...	
#ASSIGN#10	SessionI	Process	+BCC=...	
#ASSIGN#11	SessionI	Process	+BCC=...	
#vsm_capacity#	SessionI	Capacity	+BCC=...	

Objects

- A
- B
- Yand
- Yor
- Yxor
- Ynand
- Ynor
- Yxnor

```
1 module SessionI (Yand,Yor,Yxor,Ynand,Ynor,Yxnor,
2
3 input A,B;
4 output Yand,Yor,Yxor,Ynand,Ynor,Yxnor;
5
6 assign Yand=A&B; //AND
7 assign Yor=A|B; //OR
8 assign Yxor=A^B; //XOR
9 assign Ynand=~(A&B); //NAND
10 assign Ynor=~(A|B); //NOR
11 assign Yxnor=~(A^B); //XNOR
12
13 endmodule
14
```

Transcript

```
force -freeze sim:/SessionI/B 1 0
VSIM 49> run
force -freeze sim:/SessionI/A 0 0
force -freeze sim:/SessionI/B 1 0
VSIM 52> run
force -freeze sim:/SessionI/A 0 0
force -freeze sim:/SessionI/B 0 0
VSIM 55> run
VSIM 56>
```

Project: SessionI Now: 400 ps Delta: 0 sim:/SessionI

C:/altera/13.0sp1/SessionI.v (/SessionI)

File Edit View Tools Bookmarks Window Help


C:/altera/13.0sp1/SessionI.v (/SessionI) - Default



```
1 module SessionI (Yand,Yor,Yxor,Ynand,Ynor,Yxnor,A,B);
2
3 input A,B;
4 output Yand,Yor,Yxor,Ynand,Ynor,Yxnor;
5
6 assign Yand=A&B; //AND
7 assign Yor=A|B; //OR
8 assign Yxor=A^B; //XOR
9 assign Ynand=~(A&B); //NAND
10 assign Ynor=~(A|B); //NOR
11 assign Yxnor=~(A^B); //XNOR
12
13 endmodule
14
```

Testbench Code


```
C:/altera/13.0sp1/SessionI_Struct_tb.v (/SessionI_Struct_tb)
File Edit View Tools Bookmarks Window Help
C:/altera/13.0sp1/SessionI_Struct_tb.v (/SessionI_Struct_tb) - Default
Ln#
1 module SessionI_Struct_tb;
2
3 reg A,B;
4 wire Yand,Yor,Yxor,Ynand,Ynor,Yxnor;
5
6 SessionI MUT(Yand,Yor,Yxor,Ynand,Ynor,Yxnor,A,B);
7
8 initial
9 begin
10
11 A = 0; B = 0;
12 #100 A = 0; B = 1;
13 #100 A = 1; B = 0;
14 #100 A = 1; B = 1;
15
16 end
17 endmodule
```

Waveform Simulation





Waveform Simulation using Testbench



ID



Business Affairs Office
Southern Luzon State University
Lucban, Quezon

September 19, 2022

Dear Ma'am/ Sir,

Good Day!


This is to inform you that the id of Mr/Ms. REIMARC G. CORPUZ was not yet process due to reschedule of ID processing for all freshmen (1st year), Kindly use this for his/her scholarship purposes.

Hoping for your understanding on this matter.

Yours truly,

ROMANE CABRERA

Business Affairs Office - Staff



Reflection

AFTER THE ACTIVITY USING MODELSIM, I UNDERSTAND THAT THE SIMULATION OF VERILOG CODE SHOWS THE WAVEFORM THAT TELLS THE LOGIC GATE EQUIVALENT TO 0 AND 1. AS SHOWN IN THE WAVEFORM SIMULATION, I HAVE THREE SETS OF INPUT FOR VARIABLE A AND B. I ALSO HAVE SIX OUTPUT VARIABLES DEPENDING TO THE TYPES OF LOGIC GATES (Y_{and} , Y_{or} , Y_{xor} , Y_{nand} , Y_{nor} , Y_{xnor}). IN THE FIRST SET INPUT (1 AND 0), THE OUTPUT WAVEFORM ARE FALLING, RISING, RISING, RISING, FALLING AND FALLING. THE ARRANGEMENT IS BASE ON THE ASSIGNED OUTPUT IN MY VERILOG CODE, THE DIRECTIONS OF THE WAVEFORM, SHOWS THAT IF IT IS RISING IT IS EQUIVALENT TO 1, AND IF IT IS FALLING IT IS 0. AND AS WE CAN SEE I HAVE FOUR SETS OF INPUT AND OUTPUT, 100 PICOSECOND PER SET WITH THE TOTAL OF 400 PS. THAT IS WHY I HAVE THAT WAVEFORM SIMULATION. THE DEFAULT DELAY THAT I USED IS 1 NS THAT IS EQUAL TO 100 PS. IN MY VERILOG CODE I USED ASSIGN WITH THE BOOLEAN EXPRESSIONS $\&$ FOR AND, $|$ FOR OR, \wedge FOR XOR, AND \sim FOR NOT INSTEAD OF USING THE WORD AND, OR, XOR, NOT, NAND, NOR, XNOR. I INCLUDE IT ALL IN ONE MODULE OR VERILOG CODE. ALSO I REALIZE THAT, I CANNOT HAVE OR IT IS ERROR TO HAVE ONLY ONE OUTPUT VARIABLE (Y) FOR ALL LOGIC GATES, THAT IS WHY I CREATED SIX VARIABLE NAME.

FOR CONCLUSION, USING MODEL SIM I CAN EASILY IDENTIFY THE OUTPUT EQUIVALENT FOR LOGIC GATES OR IN A CIRCUIT DESIGN AND SINCE IT ONLY HAVE TWO CHOICES WHETHER IT IS 0 OR 1.