Embedded System Design Lab #2 Signoff Sheet

Fall 2019

You will need to obtain the signature of your instructor or TA on the following items in order to receive
credit for your lab assignment. Signatures are due by Friday, September 27, 2019 (Part 1 Elements)
and Friday, October 4, 2019 (Part 2 Elements).

Print your name below, sign the honor code pledge, and then demonstrate your working hardware &

firmware in order to obtain the necess	ary signatures.	and dolling	•		
Student Name: Nitik ly	rypta				
Honor Code Pledge: "On my honor, received unauthorized assistance on the	as a University on is work. I have	of Colorado s clearly ackno	student, I have r owledged work	that is not my	or own."
	Student Sig	nature:	Pull		
Signoff Checklist			1		
Part 1 Required Elements					
Schematic of acceptable quality,	correct memory	man SPLD	PLD file		
Pins and signals labeled, decoupl				ockets present o	on board
NVRAM (as EPROM substitute)					
Understands device programmer.					
Demonstrated ability to use logic	analyzer to cap	oture bus cyc	les and view fe	tches from NV	RAM.
Shows detailed knowledge of bodata lines D[7:0], ALE, /PSEN, a	th state and timi	ing modes. C	aptures latened	i address lines	A[15:0],
Shows and discusses logic analyst			iai on the logic	anaryzer disp	lay.
Assembly program and timer ISI		ii Cs.	amin	9/28/20	19
rissemery program and times is	t ranottonar.		TA signature	and date	
Part 2 Required and Supplemental E	lements				
AT89C51RC2, RS-232, and FLI					
NOO 74LS374 debug port functional	ii Tunctionai				
• Understands timing analysis, set	up/hold/propag	ation TALK	ED ABOUT IT	DECENT UND	ECSTANDING
MSP432 code build process, LE			- h) out	10	4/19
Instructor/TA Comments: □			TA signatur	eand date	
FOR INSTRUCTOR USE ONLY	Not	Poor/Not	Meets	Evenedo	
Part 1 Elements	Applicable	Complete	Requirements	Exceeds Requirements	Outstanding
Schematics, SPLD code					
Hardware physical implementation Part 1 Required Elements functionality				R	H
Sign-off done without excessive retries				_	
Student understanding and skills					
Overall Demo Quality (Part 1 Elements)					
FOR INSTRUCTOR USE ONLY					
Part 2 Elements	Not Applicable	Poor/Not Complete	Meets Requirements	Exceeds Requirements	Outstanding
Schematics, SPLD code (1000)	П		- P	, 0	
Hardware physical implementation					

NOTE: This signoff sheet should be the top/first sheet of your submission.

Supplemental Elements functionality Sign-off done without excessive retries Student understanding and skills

Overall Demo Quality (Part 2 Elements)

directly connected OF and PSEN.

* Checking for time delay in main tode LED

* made Some calculation mistakes in delay calculation | 9/28/2019

* Data fetched has some bits different in Logic Analyses

PTZ

SCHEMATIC MISSING DECOUPING, MAKZBZ WRONG
BOARD OK, SOME LONG WIRES + UNCLIPPED CEADS
KNOWS THAT SOME BASIC TIMING ANALYSIS
GOOD DEBOUNCE UNDERSTANDING
HAS GIT, COMMITS ONLY SHORTLY BEFORE SIGNOFFTHOUGH

CIK TO THE OUT TO THE

IN OUT