Versal Dhrystone Benchmark user guide

Table of Contents

- Introduction
- Before You Begin
- Tutorial Requirements
- Build Tutorial Design
- Create a new application project for Dhrystone
- Build Dhrystone application
- Run the Dhrystone application
- Performance calculation

Introduction

Versal[™] ACAP combines adaptable processing and acceleration engines with programmable logic and configurable connectivity to enable custom, heterogeneous hardware solutions for a wide variety of applications in data center, automotive, 5G wireless, wired network, and defense.

This tutorial provides step-by-step instructions for generating a reference design for the Dhrystone benchmark and building and running the Dhrystone application.

Objectives

After completing this tutorial, users can:

- Generate programmable device image (PDI) for tutorial design.
- Build a Dhrystone application and execute it on the VCK190 evaluation kit.
- Calculate Dhrystone performance number.

Directory structure



Prerequisites

Recommended general knowledge of:

- VCK190 evaluation board
- Versal JTAG boot mode
- Xilinx® Vivado® Design Suite

Vitis™ Unified Software Platform Tool

Key Versal reference documents

- VCK190 Evaluation Board User Guide (UG1366)
- Versal ACAP Technical Reference Manual (AM011)
- Versal ACAP System Software Developers Guide (UG1304)
- Control Interfaces and Processing System v3.0 (CIPS) (PG352)

Key Dhrystone documents

- Dhrystone Benchmarking for ARM® Cortex® Processors https://developer.arm.com/documentation/dai0273/a/
- Dhrystone Benchmark https://www.eembc.org/techlit/datasheets/dhrystone_wp.pdf

Tutorial Requirements

This tutorial is demonstrated on the VCK190 evaluation kit. Install the necessary licenses for Vivado, Vitis, and XSCT/XSDB tools. Contact your Xilinx sales representative in case of any license issues. For more information, see https://www.xilinx.com/products/boards-and-kits/vck190.html.

Hardware Requirements

- A host machine with an operating system supported by Vivado Design Suite, Vitis tool, and XSCT/XSDB.
- VCK190 EV2 evaluation board, which includes:
 - Versal ACAP EK-VCK190-G-ED.
 - AC power adapter (100-240VAC input, 12VDC 15.0A output).
 - System controller microSD card in the socket (J302).
 - USB Type-C cable (for JTAG and UART communications).

Software Requirements

The following tools are necessary to build the tutorial design and execute the Dhrystone application:

- Vivado Design Suite and Vitis tool
 - For the latest tool version details, see https://www.xilinx.com/support/download.html.
 - For more information on installation, see UG1400 Vitis Unified Software Platform Embedded Software Development.
- The Build Tutorial Design section of this document provides the scripts to create the tutorial design.
- UART serial terminal recommended:
 - Vitis serial Terminal or a terminal emulator program for UART (Putty or Tera Term) can be used to display the valuable PLM log boot status and the Dhrystone Benchmark logs.

Build the Tutorial Design

Follow these steps to build the Dhrystone Benchmark design and create the PDI/XSA.


1. Copy the Design directory and files to a local project directory. The following is a snippet of the top-level directory Performance Benchmark/Dhrystone/

```
└── Dhrystone
├── Design
│ ├── design.tcl
│ └── run.tcl
```

- 2. Launch Vivado Design Suite.
- 3. In the Vivado Tcl console, cd to the tutorial directory:

```
/<Path to workspace>/Performance_Benchmark/Dhrystone/Design/).
```

4. Source run.tcl from the tutorial directory.



Sourcing the run.tcl script does the following:

- Creates a project directory
- Sources and runs the design.tcl, which does the following:
 - Selects the target Versal VC1902 device
 - Creates IPs and ports
 - o Creates blocks
 - o Configures and connects IP (Control, interfaces, and processing system (CIPS), Smartconnect)
 - Runs placement and routing
 - o Creates a programmable device image (PDI) and Xilinx Support Archive (XSA).


You can find PDI and XSA at:

```
PDI - /<path for workspace>/Performance_Benchmark/Dhrystone/Design/runs/dperf_<*>/dhrystone_tutoria
```


```
l.runs/impl_1/dhrystone_perf_wrapper.pdi
XSA - /<path for
workspace>/Performance_Benchmark/Dhrystone/Design/dhrystone_tutorial.xsa
```

Hardware Design Details


The tutorial design creates a block design with CIPS-IP and NoC IP upon sourcing the run.tcl script. The following image shows the details of the IP configuration.




APU clock configuration




NoC interfaces details




NoC inputs




NoC port connectivity



DDR configurations




DDR memory options



Create a New Application Project for Dhrystone


Step 1: Create and Browse to the Workspace

- 1. Create a workspace and launch the Vitis tool.
- 2. Browse to the workspace.
- 3. Click Launch to open the VITIS IDE wizard.
- 4. Browse to /<path for workspace>/Performance Benchmark/Dhrystone/




Step 2: Create the Application Project

 Select File->New->Application Project from the menu. Alternatively, you can create the project by clicking Create Application Project.




2. On the New Application Project wizard, click Next.




Step 3: Add Hardware Description File

1. To add the hardware description file (XSA), select Create a new platform from hardware (XSA).



2. Browse to the XSA file and click **Next** to open the New Application Project wizard.

/<path for
workspace>/Performance_Benchmark/Dhrystone/Design/dhrystone_tutorial.xsa




Step 4: Create Dhrystone application


Set Domain Configuration

1. For the **Application project name**, enter **Dhrystone**.

2. Select the psv_cortexa72_0 processor, and click Next.




3. Select the domain details and then click Next.




Create Empty Application Template

- 1. Select the Empty Application template (blank c project) for Dhrystone application.
- 2. Click Finish.




After creating the project, the application project template looks as shown in the following image.




Import Dhrystone Source Code


1. To import the Dhrystone source code to the project, right-click **src->import sources**.



- 2. Browse to the source path /<Path to
 workspace>/Performance_Benchmark/Dhrystone/Source_code/
- 3. Select all the source files and click **Finish** to import.
- 4. Click Yes to All.



All the source files are imported, as shown in the following image.




Build Dhrystone application

Optimization Level


Note: Add the optimization Level -O3 and -fno-common for better performance.

1. Right-click the Dhrystone project and click **Properties**.



- 2. Expand C/C++ Build and click Settings.
- 3. Click **Optimization**, and then select the Optimization Level **-03**.


4. Add **-fno-common** in the Other optimization flags.



Debug Level


- 1. Navigate to **Properties->C/C++Build->Settings->Debugging**.
- 2. Select **Debug Level** as **None**.

3. Click Apply and Close and build the project.




Build the Project

1. Right-click the project name, and then click **Build Project**. Alternatively, navigate to the Project menu and click **Build Project**.



After the build is over, the executable is generated. Verify the build logs in the console.




For executable file path:

/<path for
workspace>/Performance_Benchmark/Dhrystone/Dhrystone_Benchmark/Debug/Dhrystone_Ben
chmark.elf

Run the Dhrystone Application

- 1. Insert the SD card with the system controller image into the System controller boot mode to SD1 (SW11 = 0111).
- 2. On the host machine, connect the USB Type-C cable into the VCK190 Board USB Type-C port (J207) and the other end into an open USB port.

3. Configure the board to boot in JTAG mode by setting switch SW1 = 0000 as shown in the following



- 4. Connect 180W(12V) power to the VCK190 6-Pin Molex connector(J16).
- 5. Power on the VCK190 board using the power switch (SW13).
- 6. Open the serial port in Tera Term/Putty and set baud rate(115200) for logs.
- 7. Go to Vitis command prompt, run xsdb or xsct commands. **Note:** Refer Vivado/Vitis installation paths for this tools.

8. Run the connect command to launch hw server.

```
X
 Xilinx Software Command Line Tool 2021.1 - C:\Xilinx\Vitis\2021.1\bin\xsct.bat
                                                                             ****** Xilinx Software Commandline Tool (XSCT) v2021.1
  **** SW Build 1933 on 2021-06-09-14:19:58
   ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
xsct% connect
attempting to launch hw_server
***** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application
****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application
INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121
tcfchan#0
xsct%
xsct%
xsct%
```

9. List the targets by running the targets command.

```
Xilinx Software Command Line Tool 2021.1 - C:\Xilinx\Vitis\2021.1\bin\xsct.bat
                                                                              ×
xsct%
xsct% targets
  1 Versal xcvc1902
     2 RPU (PS POR is active)
        3 Cortex-R5 #0 (PS POR is active)
        4 Cortex-R5 #1 (PS POR is active)
     5 APU (FPD domain isolation)
        6 Cortex-A72 #0 (FPD domain isolation)
          Cortex-A72 #1 (FPD domain isolation)
     8 PPU
        9 MicroBlaze PPU (Sleeping after reset)
    10 PSM
       PMC
    12
       PL
13
    DPC
xsct%
xsct%
```

10. Program the design.

xsct% device program /<path for
workspace>/Performance_Benchmark/Dhrystone/Design/runs/dperf_<*>/dhrystone_tutoria
l.runs/impl_1/dhrystone_perf_wrapper.pdi

```
XXXXX

1 Versal xxvc1002
2 SBV (PS POR is active)
3 Cortex.85 80 (PS POR is active)
4 Cortex.85 80 (PS POR is active)
5 APU (FPO domain isolation)
6 Cortex.472 81 (FPO domain isolation)
7 Cortex.472 81 (FPO domain isolation)
8 POU (SPO domain isolation)
9 RicroBlaze PPU (Sleeping after reset)
10 PPK
11 PPK
12 PPK
12 PPK
12 PPK
13 PPK
14 PPK
15 PPK
16 PPK
16 PPK
17 PPK
18 PPK
18 PPK
19 PPK
19 PPK
19 PPK
19 PPK
10 PPK
10 PPK
10 PPK
11 PPK
12 PPK
12 PPK
13 PPK
14 PPK
15 PPK
15 PPK
16 PPK
16 PPK
17 PPK
17 PPK
18 PPK
19 PPK
19
```

11. Select the A72_0 target and reset.


```
xsct% rst -processor -skip-activate-subsystem
```

```
\times
Xilinx Software Command Line Tool 2021.1 - C:\Xilinx\Vitis\2021.1\bin\xsct.bat
                                                                               xsct%
xsct%
xsct% targets
 1 Versal xcvc1902
     2 RPU (Reset)
        3 Cortex-R5 #0 (RPU PGE Reset)
       4 Cortex-R5 #1 (RPU PGE Reset)
     5 APU
        6* Cortex-A72 #0 (Power On Reset)
          Cortex-A72 #1 (Power On Reset)
       PPU
        9 MicroBlaze PPU (Sleeping)
    10 PSM
   11 PMC
   12 PL
13 DPC
xsct%
xsct% target -set -filter {name =~ "*A72*#0"}
xsct%
xsct% rst -processor -skip-activate-subsystem
Info: Cortex-A72 #0 (target 6) Stopped at 0xffff0000 (Reset Catch)
xsct%
xsct% targets
 1 Versal xcvc1902
     2 RPU (Reset)
        3 Cortex-R5 #0 (RPU PGE Reset)
       4 Cortex-R5 #1 (RPU PGE Reset)
     5 APU
        6* Cortex-A72 #0 (Reset Catch, EL3(S)/A64)
        7 Cortex-A72 #1 (Power On Reset)
     8 PPU
        9 MicroBlaze PPU (Sleeping)
    10
       PSM
       PMC
   11
   12 PL
 13 DPC
xsct%
xsct%
```

12. Download and run the Dhrystone benchmark application. Before executing Dhrystone Benchmark, see

4 Running Dhrystone section of the Dhrystone Benchmarking for ARM Cortex Processors
https://developer.arm.com/documentation/dai0273/a/

```
xsct% dow -force /<path for
workspace>/Performance_Benchmark/Dhrystone/Dhrystone_Benchmark/Debug/Dhrystone_Ben
chmark.elf
xsct% con
```



For performance number calculation, use the Dhrystones per second value from the last UART log print (Highlighted using a blue rectangle in the previous picture).

Performance Calculation

Calculate DMIPS (Dhrystone MIPS) number by using the following formula:

Note:

- 1. For more details on the formula, see **5 Measurement characteristics** of Dhrystone Benchmarking for ARM Cortex Processors https://developer.arm.com/documentation/dai0273/a/
- 2. For CPU Frequency configured in design, see the **APU clock configuration** section.

Support

GitHub issues will be used for tracking requests and bugs. For questions go to forums.xilinx.com.

License

Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License.

You may obtain a copy of the License at http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

XD0xx | © Copyright 2021 Xilinx, Inc.