


A Complete No-Brainer: ReRAM for Neuromorphic Computing

By Giuseppe Piccolboni, R&D Engineer


May 2024

Select Slides



imw
2024

Non-von Neumann Computing



- ❖ Non-von Neumann systems to bring memory closer to computation for better efficiency and lower power consumption
- ❖ In memory computing (IMC): computation is done directly within the memory
- ❖ Change of paradigm: new devices are required

- ❖ **ReRAM characteristics**
 - ◆ Endurance, retention, ...
 - ◆ State-of-the-art
- ❖ **ReRAM device challenges for Neuromorphic circuits**
 - ◆ Multi-level operations
 - ◆ Relaxation and fluctuation mitigation
- ❖ **Roadmap for ReRAM in AI circuits**
 - ◆ Embedded memory for synaptic weight storage
 - ◆ In memory computing
 - ◆ New concepts
- ❖ **Conclusions**



ReRAM Basic Operation

❖ ReRAM is based on oxygen vacancies filament (OxRAM)


- ◆ By applying different voltage levels on the resistive layer, a filament is created or dissolved
 - RESET (Erase) – Partial dissolution of the Conductive Filament: LRS → HRS
 - SET (Program) – Recreation of the Conductive Filament: HRS → LRS
- ◆ **Data retained within the stack is resilient to many environmental conditions**

Low Power Consumption


- ✓ Low read voltage <1V
- ✓ Low write voltage <3V
- ✓ No erase before write
- ✓ Low currents
- ✓ Zero standby power
- ✓ Fast operation



Margin & Error Rate



Example of ReRAM Integrated in 28 nm FDSOI




G. Molas, IMW 2022, Weebit [1]


- ◆ Low and High resistive states are clearly separated, showing no fails in 1Mb array

| Window Margin & Endurance


Example ReRAM endurance in 28 nm node



❖ Typical ReRAM endurance in $\sim 10^5$ - 10^6 cycles



Example ReRAM retention in 28 nm node




G. Molas, IMW 2022, Weebit [1]

No program and verify algorithm was used.



- ❖ Slightly small current drift after 15h at 210°C, showing solid cell reliability demonstration
- ❖ Most of the drift occurs during a short period, due to cell relaxation / filament stabilization

Prog. & Verify on IP Module

B. Giraud, IMW 2023
Leti – Weebit [2]




Read Margin with optimal SWA parameters



- ❖ Margin and endurance measured on 130nm Memory IP Module
- ❖ Design options including prog. and verify allow to insure no fail on 128kb arrays and 10^6 endurance

Power Consumption

- CL = current limiter
- WT= write termination





B. Giraud, IMW 2023
Leti – Weebit [2]

◆ CL and WT help improve the power consumption


ReRAM State-of-the-Art

- ❖ RRAM in 28 nm advanced logic
- ❖ Thanks to various programming algorithms the failure rate can be brought down below the ECC capabilities
- ❖ Demonstrated 15 [year] @ 85 [°C] retention with accelerated experiments

C. Peters, IMW 2022
Infineon [3]



ReRAM Fits Various App Requirements



	Mixed-Signal / Power Mgmt	IoT / MCUs	Edge AI	Automotive	Aerospace & Defense
Back-end-of-line tech for easy analog integration	✓				
Cost-efficiency	✓	✓	✓	✓	
Ultra-low power consumption	✓	✓	✓		
Robustness in high temp / extreme environments	✓	✓		✓	✓
Scaling advantage at 28nm and below		✓	✓	✓	
High Endurance		✓		✓	✓
Small footprint to store very large arrays			✓	✓	
Longevity		✓		✓	✓
Roadmap to neuromorphic computing			✓		


Pro/Cons of ReRAM for Neuromorphic

Pro	Cons → Opportunity?
Nonvolatile behavior	The limited precision of the programmed conductance
Good scaling	Conductance drift
Integration with the back end of the line (BEOL)	Relaxation(Time, Temp)
Low current consumption	Random telegraph noise (RTN)
Ability of multilevel cell (MLC) operation	


- ❖ Limitations of ReRAM can be taken advantage of in bio-inspired NN that are more resilient to variability




| Program & Verify for Better Resistance Control




- ❖ Many algorithms exist in the literature, playing with current, voltage, sequence... Aiming at resistance distribution control
- ❖ When the resistance after programming is not in the expected range, the cell is reprogrammed



L. Reganaz PSSA 2022, Leti [4]



E. Esmanhotto IEDM 2020, Leti [5]



Resistance levels = $f(\text{Program variability, relaxation}) \rightarrow$ ML spacing need to be adapted

State-of-the-Art Algorithms






Fig. 3. Measured read current during verify phase V of Program and Verify algorithms. Four different LRS are analyzed. (a) ISPVA is performed with steps of 100mV between programming pulses; IGVVA, instead, is designed with (b) 100mV and (c) 10mV voltage steps respectively. (In grey) Device to devices measurements and (colored) median value. [16]


- ❖ Algorithms allow to attain various resistance states
 - ◆ ISPVA: staircase (SC) on the V_{TE} (top electrode)
 - ◆ IGVVA: staircase (SC) on the V_G (selector gate that defines the compliance current)
- ❖ Conductance variability of each level can be tuned with the algorithm
- ❖ Variability impact on performance
 - ◆ Accuracy does improve when variability is reduced but gain is limited thanks to the intrinsic robustness of the Neural Network model



Algorithm for Reduced Fluctuations


- ◆ Filament post programming (KMC simulations)

L. Reganaz, SSDM 2023
Leti – Weebit [10]




- ◆ In some cases, ReRAM may be unstable after programming due to too much $\text{VO}^{2+}/\text{VO}^+$ mobile vacancies around the VO filament
- ◆ Prog and verify algorithm basically allows to reach a more stable filament configuration, reducing post programming fluctuations





Noise Mitigation



M.Rao, Nature, 2023, University of Massachusetts [11]





Algorithms with Delay to Improve ML – Concept



Part of variability
that can be
removed



Algorithms with Delay to Improve ML – Experimental Results



○ 16kb 1T1R array in
28nm FDSOI BEOL



- ◆ By adding 1min verification delay to standard P&V, we can achieve better MLC stability
- ◆ What's the physical explanation

Conductance Instability from Highly Mobile V_O



- ❖ New P&V algo allows to reduce the number of high mobile V_O because thanks to the waiting time we can “select” only the conductive filament with fewer high mobile V_O .


Impact of Improved Algorithms on NN Circuit Performance




- ❖ Better NN inference accuracy stability through time
- ❖ Better weight transfer precision (=lower accuracy deviation on repeated simulations, * vs **)

Impact of Pulse Shape on Variability

Y. Feng et al., EDL 2021, IME [12]





- Triangular pulse shape reduces V_o after set operation therefore improving conductive filament stability
- Improved accuracy of NN






Impact of Pulse Shape on HRS

P. Huang et al., IEDM 2017, IME [13]



- ❖ Triangular pulse shape reduces V_0 by avoiding the “ineffective Reset” in the reset operation therefore improving HRS tails

Impact of Program Strategy on LRS



SW2 (standard write termination):

- Pulse is interrupted once switch is detected

SW1 (improved write termination):

- Pulse is interrupted with a given delay after switch is detected

Chou et al., ISSCC 2018, TSMC [14]


- ❖ Adding a delay when doing the write termination improves conductive filament stability

ReRAM for Neuromorphic

ReRAM perfectly fits in brain inspired systems, in a timely manner:

Embedded, Edge AI

Short Term



synaptic weight
storage

Mid Term


In-Memory Compute:
AI and ML



IMC

New Concepts


Longer Term



Bayesian


Usage of ReRAM for AI / IMC

- ❖ **Short-term:** The first opportunity for ReRAM in edge AI as embedded memory, 10MB-100MB
 - ◆ Bringing NVM closer to the computing engine
 - ◆ Smaller than SRAM (>2x) and non-volatile
 - ◆ Endurance can handle infrequent update of weights
 - ◆ Moving from 1b into multi-level as AI is less sensitive to overlapping bit (see diagram of 9 levels)




RRAM in DNN

F. Wu, ISSCC 2019, Stanford [15]



- ❖ ReRAM stores synaptic weights of DNN (5 resistance levels)
- ❖ ReRAM gives an advantage in terms latency wrt flash and lower energy features





Fully Integrated Spiking Neural Network Using Weebit ReRAM as Synaptic Device

Proof-of-concept SNN
performing recognition of
MNIST digits


(Off-line learning)



Digit drawn
on tablet
application



256 grey levels
Converted in spike
frequency



Fully-connected,
single-layer
perceptron


A. Regev, AICAS 2020,
Weebit [16]

❖ Synapse design

- ◆ 8 ReRAM (4x excitatory / 4x inhibitory)

❖ System performance

- ◆ 160 spikes, on average, to recognize an image
- ◆ Measured energy consumption: 180 pJ/syn. ev. (3 pJ at synaptic level)
- ◆ 82% of accuracy obtained – to be compared with the maximum theoretical accuracy 88% (topology-limited)



System details

CMOS process	130 nm
Cu interconnects	5
RRAM number	11,5k
RRAM configuration	1T-1R
Chip size	1.8 mm ²

- [illegible]

Query Input	Stored Data	Bitwise XOR	Device Read
-1	-1	-1	HRS
-1	+1	+1	LRS
+1	-1	+1	LRS
+1	+1	-1	HRS




Figure 3 is a plot of Read current (A) versus Read time (a.u.). The y-axis is logarithmic, ranging from 10 nA to 10 μ A. The x-axis ranges from 0 to 150 a.u. The plot shows four segments of data corresponding to different combinations of Query Input and Stored Data:

- Query Input = "-1" (0 to ~45 a.u.):** Shows a noisy baseline around 1 μ A. A red horizontal line indicates the $Read_{thres}$ at approximately 3 μ A. A black line labeled "mean" is shown at approximately 0.5 μ A. A red asterisk (*) is placed near the 1 μ A level.
- Query Input = "+1" (~45 to ~75 a.u.):** The read current rises to approximately 8 μ A. A yellow circle highlights a dip in the current around 60 a.u. An inset zooms in on this region, showing the current fluctuating between 6 μ A and 15 μ A.
- Query Input = "-1" (~75 to ~115 a.u.):** The read current drops back to approximately 8 μ A.
- Query Input = "+1" (~115 to 150 a.u.):** The read current rises again to approximately 8 μ A.

The red horizontal line represents the $Read_{thres}$. The black line in the first segment represents the "mean" current.






Bio-inspired Neural Network

❖ Plasticity

- ◆ Why is it important? Allows to adapt more quickly to changing environment
- ◆ How to achieve it? ReRAM conductance can be changed with few electrical parameters

❖ Weebit's ReRAM devices were used


- ◆ Store information and adjust the strength of connections between neurons
- ◆ Map the internal state of each neuron



S. Bianchi, Nature, 2023,
Politecnico di Milano [18]

Usage of ReRAM for new concepts

- ❖ Longer term: new concept such as Bayesian NN



T. Dalgaty *et al.*, Adv. Intell. Syst., 2021 [19]

| Concept Idea of In-situ Learning

Model-Agnostic-Meta-Learning


❖ OFF-chip:

- ◆ MAML model trained on **server** (over than 50k iterations on GPU)
- ◆ Output off-chip:
 - Optimized net parameters

❖ ON-chip:

- ◆ Standalone ReRAM device able to quickly learn **new tasks**
- ◆ Confidentiality guaranteed between customers and between customer and company


K. Stewart, NCE 2022, UC Irvine [20]



How to Take Advantage of ReRAM Weaknesses


The synapses we would like:

- ❖ Linear and symmetric response
- ❖ Large number of analog states
- ❖ High ON/OFF ratio
- ❖ High endurance
- ❖ No static or dynamic variability




The synapses we have:

Asymmetry / non-linearity




S. Choi *et al.*, Sci. Reports, 2015

Noise / relaxation




E. Esmanhotto *et al.*, Adv. Intell. Syst., 2022

Device-to-device (D2D)



E. Esmanhotto *et al.*, Adv. Intell. Syst., 2022


Cycle-to-cycle (C2C)



T. Dalgaty *et al.*, Adv. Intell. Syst., 2021

How to Take Advantage of ReRAM Weaknesses


Bayesian Neural Network



RRAM intrinsic variability naturally produces Bayesian Neural Network


The synapses we have:

Asymmetry / non-linearity




S. Choi *et al.*, Sci. Reports, 2015

Noise / relaxation




E. Esmanhotto *et al.*, Adv. Intell. Syst., 2022

Device-to-device (D2D)



E. Esmanhotto *et al.*, Adv. Intell. Syst., 2022

Cycle-to-cycle (C2C)



T. Dalgaty *et al.*, Adv. Intell. Syst., 2021

| Conclusions

- ❖ **Neuromorphic applications are a good match for ReRAM thanks to their:**
 - ◆ Cost-efficiency
 - ◆ Ultra-low power consumption
 - ◆ Scaling advantage at 28nm and below
 - ◆ Small footprint to store very large arrays
 - ◆ Analog behavior
- ❖ **Specific stack/operating schemes are required when ReRAM is used for AI applications:**
 - ◆ Accurate multi-level
 - ◆ Relaxation mitigation
 - ◆ Stable states (Retention)
- ❖ **ReRAM in Neuromorphic could follow these steps:**
 - ◆ Embedded memory for synaptic weight storage (faster than flash, non-volatile, ...)
 - ◆ In memory computing (analog behavior required, in crossbar arrays)
 - ◆ New concepts (taking advantage of ReRAM intrinsic variability for noise resilient systems, e.g., Bayesian)

Acknowledgements

- ❖ Elisa Vianello, Louis Hutin and Lucas Reganaz, CEA Leti, Grenoble
- ❖ Bastien Giraud, CEA LIST, Grenoble
- ❖ Daniele Lelmini, Politecnico di Milano
- ❖ Manan Suri, IIT, New Delhi
- ❖ Damien Deleruyelle, INL, Lyon
- ❖ Quentin Rafhay, IMEP, Grenoble



Bibliography

- ◆ [1] G. Molas et al., "High temperature stability embedded ReRAM for 2x nm node and beyond," 2022 IEEE International Memory Workshop (IMW), Dresden, Germany, 2022, pp. 1-4, doi: 10.1109/IMW52921.2022.9779293. keywords: {Degradation;Protocols;Conferences;Redundancy;Error correction codes;Reliability;Thermal stability;ReRAM;reliability;endurance;retention;SMT;program and verify},
- ◆ [2] B. Giraud et al., "Benefits of Design Assist Techniques on Performances and Reliability of a RRAM Macro," 2023 IEEE International Memory Workshop (IMW), Monterey, CA, USA, 2023, pp. 1-4, doi: 10.1109/IMW56887.2023.10145984. keywords: {Energy consumption;Power demand;Nonvolatile memory;Conferences;Programming;Writing;Reliability engineering;Non-volatile memory;ECC;smart algorithm;Adaptive and Reconfigurable Systems;Variant-tolerant},
- ◆ [3] C. Peters, F. Adler, K. Hofmann and J. Otterstedt, "Reliability of 28nm embedded RRAM for consumer and industrial products," 2022 IEEE International Memory Workshop (IMW), Dresden, Germany, 2022, pp. 1-3, doi: 10.1109/IMW52921.2022.9779300. keywords: {Costs;Nonvolatile memory;Conferences;Foundries;Reliability;Usability;Optimization;RRAM;reliability;embedded NVM;28nm},
- ◆ [4] Reganaz, L., Esmanhotto, E., Ait Abdelkader, N., Minguet Lopez, J., Castellani, N., Rafhay, Q., Deleruyelle, D., Grenouillet, L., Aussenac, F., Vianello, E., Andrieu, F. and Molas, G. (2022), Elucidating Postprogramming Relaxation in Multilevel Cell-Resistive Random Access Memory by Means of Experimental and Kinetic Monte Carlo Simulation Data. Phys. Status Solidi A, 219: 2100753. <https://doi.org/10.1002/pssa.202100753>
- ◆ [5] E. Esmanhotto et al., "High-Density 3D Monolithically Integrated Multiple 1T1R Multi-Level-Cell for Neural Networks," 2020 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2020, pp. 36.5.1-36.5.4, doi: 10.1109/IEDM13553.2020.9372019. keywords: {Three-dimensional displays;Limiting;Resistive RAM;Artificial neural networks;Programming;Electron devices},
- ◆ [6] A. Glukhov et al., "Statistical model of program/verify algorithms in resistive-switching memories for in-memory neural network accelerators," 2022 IEEE International Reliability Physics Symposium (IRPS), Dallas, TX, USA, 2022, pp. 3C.3-1-3C.3-7, doi: 10.1109/IRPS48227.2022.9764497. keywords: {Deep learning;Training;Computational modeling;Neural networks;Stochastic processes;Random access memory;Predictive models;deep neural network accelerators;in-memory computing;physical modeling;resistive-switching random access memory (RRAM)},
- ◆ [7] L. Reganaz et al., "Elucidating Postprogramming Relaxation in Multilevel Cell-Resistive Random Access Memory by Means of Experimental and Kinetic Monte Carlo Simulation Data" Phys. Status Solidi A, Volume 219, Issue 13, doi: 10.1002/pssa.202100753
- ◆ [8] A. Fantini et al., "Intrinsic program instability in HfO2 RRAM and consequences on program algorithms," 2015 IEEE International Electron Devices Meeting (IEDM), Washington, DC, USA, 2015, pp. 7.5.1-7.5.4, doi: 10.1109/IEDM.2015.7409648. keywords: {Resistance;Programming;Correlation;Switches;Delays;Hafnium compounds;Thermal stability}
- ◆ [9] L. Reganaz et al., "Investigation of resistance fluctuations in ReRAM: physical origin, temporal dependence and impact on memory reliability," 2023 IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA, 2023, pp. 1-6, doi: 10.1109/IRPS48203.2023.10117882. keywords: {Resistance;Temperature measurement;Temperature distribution;Solid modeling;Fluctuations;Three-dimensional displays;Phase measurement;Non-Volatile memory;ReRAM;RTN;Kinetic-Monte-Carlo simulations;Current fluctuations},
- ◆ [10] L. Reganaz et al., "Enhancing ReRAM MLC Stability Through Reduction of Oxygen Vacancies Mobility Using Verification Algorithm" 2023 SSDM, Nagoya, Japan, doi: 10.7567/SSDM.2023.K-7-05
- ◆ [11] Rao, M., Tang, H., Wu, J. et al. Thousands of conductance levels in memristors integrated on CMOS. Nature 615, 823–829 (2023). <https://doi.org/10.1038/s41586-023-05759-5>
- ◆ [12] Y. Feng et al., "Improvement of State Stability in Multi-Level Resistive Random-Access Memory (RRAM) Array for Neuromorphic Computing," in IEEE Electron Device Letters, vol. 42, no. 8, pp. 1168-1171, Aug. 2021, doi: 10.1109/LED.2021.3091995. keywords: {Programming;Fluctuations;Stability criteria;Circuit stability;Programming profession;Voltage control;Tin;State stability;multi-level RRAM;operation scheme;triangular pulse},
- ◆ [13] P. Huang et al., "RTN based oxygen vacancy probing method for OxRRAM reliability characterization and its application in tail bits," 2017 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2017, pp. 21.4.1-21.4.4, doi: 10.1109/IEDM.2017.8268435. keywords: {Fluctuations;Current measurement;Voltage measurement;Switches;Resistance;Monte Carlo methods},
- ◆ [14] C. -C. Chou et al., "An N40 256K×44 embedded RRAM macro with SL-precharge SA and low-voltage current limiter to improve read and write performance," 2018 IEEE International Solid-State Circuits Conference - (ISSCC), San Francisco, CA, USA, 2018, pp. 478-480, doi: 10.1109/ISSCC.2018.8310392. keywords: {Computer architecture;Microprocessors;Sensors;Current limiters;Transistors;Resistance;Robustness},
- ◆ [15] T. F. Wu et al., "14.3 A 43pJ/Cycle Non-Volatile Microcontroller with 4.7μs Shutdown/Wake-up Integrating 2.3-bit/Cell Resistive RAM and Resilience Techniques," 2019 IEEE International Solid-State Circuits Conference - (ISSCC), San Francisco, CA, USA, 2019, pp. 226-228, doi: 10.1109/ISSCC.2019.8662402. keywords: {System-on-chip;Nonvolatile memory;Random access memory;Neural networks;Table lookup;Resistance;Resilience},
- ◆ [16] A. Regev et al., "Fully-Integrated Spiking Neural Network Using SiOx-Based RRAM as Synaptic Device," 2020 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS), Genova, Italy, 2020, pp. 145-148, doi: 10.1109/AICAS48895.2020.9073840. keywords: {Neurons;Synapses;Biological neural networks;Computer architecture;Training;Task analysis;Microprocessors;silicon oxide;resistive memories;spiking neural network;neuromorphic computing},
- ◆ [17] S. K. Kingra et al., "Fully Binarized, Parallel, RRAM-Based Computing Primitive for In-Memory Similarity Search," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 70, no. 1, pp. 46-50, Jan. 2023, doi: 10.1109/TCSII.2022.3207378.
keywords: {Resistance;Logic gates;Arrays;SPICE;Programming;Performance evaluation;Nonvolatile memory;RRAM;in-memory computing;similarity search;edge-AI;low-power computing},
- ◆ [18] Bianchi, S., Muñoz-Martin, I., Covi, E. et al. A self-adaptive hardware with resistive switching synapses for experience-based neurocomputing. Nat Commun 14, 1565 (2023). <https://doi.org/10.1038/s41467-023-37097-5>
- ◆ [19] T. Dalgaty et al., "Ex Situ Transfer of Bayesian Neural Networks to Resistive Memory-Based Inference Hardware", Advanced intelligent systems, 2021, Vol 3, Issue 8, doi: 10.1002/aisy.202000103
- ◆ [20] K. Stewart et al., "Meta-learning spiking neural networks with surrogate gradient descent", Neuromorphic Computing and Engineering, 2022, Vol 2, Issue 4, doi: 10.1088/2634-4386/ac8828
- ◆ [21] Dalgaty, T., Castellani, N., Turck, C. et al. In situ learning using intrinsic memristor variability via Markov chain Monte Carlo sampling. Nat Electron 4, 151–161 (2021). <https://doi.org/10.1038/s41928-020-00523-3>

Thank You!

www.weebit-nano.com



 **Weebitnano**
THE NEXT NVM IS HERE