# Driver for Synopsys DesignWare PCIe traffic generator (also known as xData)

Supported chips: Synopsys DesignWare PCIe prototype solution

Datasheet: Not freely available

Author: Gustavo Pimentel < gustavo.pimentel@synopsys.com>

# **Description**

This driver should be used as a host-side (Root Complex) driver and Synopsys DesignWare prototype that includes this IP.

The dw-xdata-pcie driver can be used to enable/disable PCIe traffic generator in either direction (mutual exclusion) besides allowing the PCIe link performance analysis.

The interaction with this driver is done through the module parameter and can be changed in runtime. The driver outputs the requested command state information to  $\sqrt{\sqrt{\log/\log n}}$ .

# **Example**

# Write TLPs traffic generation - Root Complex to Endpoint direction

#### Generate traffic:

```
# echo 1 > /sys/class/misc/dw-xdata-pcie.0/write
```

## Get link throughput in MB/s:

```
# cat /sys/class/misc/dw-xdata-pcie.0/write
204
```

#### Stop traffic in any direction:

# echo 0 > /sys/class/misc/dw-xdata-pcie.0/write

## Read TLPs traffic generation - Endpoint to Root Complex direction

#### Generate traffic:

```
# echo 1 > /sys/class/misc/dw-xdata-pcie.0/read
```

## Get link throughput in MB/s:

```
# cat /sys/class/misc/dw-xdata-pcie.0/read
199
```

## Stop traffic in any direction:

```
# echo 0 > /sys/class/misc/dw-xdata-pcie.0/read
```