## **DC Glossary**

On this page, we try to keep track of acronyms related to the display component. If you do not find what you are looking for, look at the 'Documentation/gpu/amdgpu-glossary.rst'; if you cannot find it anywhere, consider asking in the amdgfx and update this page.

```
System Message: ERROR/3 (D:\onboarding-resources\sample-onboarding-resources\linux-
master\Documentation\gpu\amdgpu\display\(linux-master) (Documentation) (gpu) (amdgpu)
(display) dc-glossary.rst, line 10)
Unknown directive type "glossary".
   .. glossary::
       ABM
         Adaptive Backlight Modulation
         Accelerated Processing Unit
         Application-Specific Integrated Circuit
         Alternate Scrambler Seed Reset
         Azalia (HD audio DMA engine)
         Bits Per Colour/Component
         Bits Per Pixel
       Clocks
         * PCLK: Pixel Clock
         * SYMCLK: Symbol Clock
         * SOCCLK: GPU Engine Clock
         * DISPCLK: Display Clock
         * DPPCLK: DPP Clock
         * DCFCLK: Display Controller Fabric Clock
         * REFCLK: Real Time Reference Clock
         * PPLL: Pixel PLL
         * FCLK: Fabric Clock
         * MCLK: Memory Clock
         Cyclic Redundancy Check
         Cathode Ray Tube Controller - commonly called "Controller" - Generates
         raw stream of pixels, clocked at pixel clock
         Coordinated Video Timings
         Display Abstraction layer
       DC (Software)
         Display Core
       DC (Hardware)
         Display Controller
         Delta Colour Compression
         Display Controller Engine
         Display Controller HUB
         Arbiter
```

```
Vertical Timing Generator
  Display Core Next
 Display Clock Generator block
 Display Data Channel
  Display IO
 Display Pipes and Planes
  Display Stream Compression (Reduce the amount of bits to represent pixel
  count while at the same pixel clock)
dGPU
 discrete GPU
DMIF
 Display Memory Interface
 Display Mode Library
  Display Micro-Controller Unit
DMCUB
 Display Micro-Controller Unit, version B
 DisplayPort Configuration Data
 Display Power Management (Signaling)
  Dynamic Refresh Rate
 Display Writeback
 Frame Buffer
  Frame Buffer Compression
 Forward Error Correction
 Fixed Rate Link
  Graphical Controller Object
 Global Swap Lock
iGPU
 integrated GPU
 Interrupt Service Request
  Independent Software Vendor
  Kernel Mode Driver
LB
```

```
Line Buffer
LFC
  Low Framerate Compensation
LTTPR
 Link Training Tunable Phy Repeater
  Lookup Table
 Memory Access at Last Level
 Memory Controller
 Multiple pipes and plane combine
 Multi Plane Overlay
MST
 Multi Stream Transport
NBP State
 Northbridge Power State
NBIO
 North Bridge Input/Output
  Output Data Mapping
 Output Protection Manager
 Output Plane Processor
  Output Pipe Timing Combiner
 Output Timing Generator
PCON
 Power Controller
PGFSM
 Power Gate Finite State Machine
  Panel Self Refresh
SCL
  Scaler
SDP
 Scalable Data Port
 Single Large Surface
  Single Stream Transport
TMDS
  Transition-Minimized Differential Signaling
TMZ
 Trusted Memory Zone
  Time to Underflow
  Variable Refresh Rate
UVD
```