# The Definitive KVM (Kernel-based Virtual Machine) API Documentation

# 1. General description

The kvm API is a set of ioctls that are issued to control various aspects of a virtual machine. The ioctls belong to the following classes:

- System ioctls: These query and set global attributes which affect the whole kvm subsystem. In addition a system ioctl is used to create virtual machines.
- VM ioctls: These query and set attributes that affect an entire virtual machine, for example memory layout. In addition a VM ioctl is used to create virtual cpus (vcpus) and devices.
  - VM ioctls must be issued from the same process (address space) that was used to create the VM.
- vcpu ioctls: These query and set attributes that control the operation of a single virtual cpu.
   vcpu ioctls should be issued from the same thread that was used to create the vcpu, except for asynchronous vcpu ioctl that are marked as such in the documentation. Otherwise, the first ioctl after switching threads could see a performance impact.
- device ioctls: These query and set attributes that control the operation of a single device.
   device ioctls must be issued from the same process (address space) that was used to create the VM.

# 2. File descriptors

The kvm API is centered around file descriptors. An initial open("/dev/kvm") obtains a handle to the kvm subsystem; this handle can be used to issue system ioctls. A KVM\_CREATE\_VM ioctl on this handle will create a VM file descriptor which can be used to issue VM ioctls. A KVM\_CREATE\_VCPU or KVM\_CREATE\_DEVICE ioctl on a VM fil will create a virtual cpu or device and return a file descriptor pointing to the new resource. Finally, ioctls on a vcpu or device fil can be used to control the vcpu or device. For vcpus, this includes the important task of actually running guest code.

In general file descriptors can be migrated among processes by means of fork() and the SCM\_RIGHTS facility of unix domain socket. These kinds of tricks are explicitly not supported by kvm. While they will not cause harm to the host, their actual behavior is not guaranteed by the API. See "General description" for details on the ioctl usage model that is supported by KVM.

It is important to note that although VM loctls may only be issued from the process that created the VM, a VM's lifecycle is associated with its file descriptor, not its creator (process). In other words, the VM and its resources, *including the associated address space*, are not freed until the last reference to the VM's file descriptor has been released. For example, if fork() is issued after ioctl(KVM\_CREATE\_VM), the VM will not be freed until both the parent (original) process and its child have put their references to the VM's file descriptor.

Because a VM's resources are not freed until the last reference to its file descriptor is released, creating additional references to a VM via fork(), dup(), etc... without careful consideration is strongly discouraged and may have unwanted side effects, e.g. memory allocated by and on behalf of the VM's process may not be freed/unaccounted when the VM is shut down.

#### 3. Extensions

As of Linux 2.6.22, the KVM ABI has been stabilized: no backward incompatible change are allowed. However, there is an extension facility that allows backward-compatible extensions to the API to be queried and used.

The extension mechanism is not based on the Linux version number. Instead, kvm defines extension identifiers and a facility to query whether a particular extension identifier is available. If it is, a set of ioctls is available for application use.

# 4. API description

This section describes ioctls that can be used to control kvm guests. For each ioctl, the following information is provided along with a description:

#### Capability:

which KVM extension provides this ioctl. Can be 'basic', which means that is will be provided by any kernel that supports API version 12 (see section 4.1), a KVM\_CAP\_xyz constant, which means availability needs to be checked with KVM\_CHECK\_EXTENSION (see section 4.4), or 'none' which means that while not all kernels support this ioctl, there's no capability bit to check its availability: for kernels that don't support the ioctl, the ioctl returns -ENOTTY.

Architectures:

which instruction set architectures provide this ioctl. x86 includes both i386 and x86 64.

Type:

system, vm, or vcpu.

Parameters:

what parameters are accepted by the ioctl.

Returns:

the return value. General error numbers (EBADF, ENOMEM, EINVAL) are not detailed, but errors with specific meanings are.

# 4.1 KVM\_GET\_API\_VERSION

**Capability:** basic **Architectures:** all

**Type:** system ioctl **Parameters:** none

**Returns:** the constant KVM API VERSION (=12)

This identifies the API version as the stable kvm API. It is not expected that this number will change. However, Linux 2.6.20 and 2.6.21 report earlier versions; these are not documented and not supported. Applications should refuse to run if KVM GET API VERSION returns a value other than 12. If this check passes, all ioctls described as 'basic' will be available.

## 4.2 KVM CREATE VM

Capability:basicArchitectures:allType:system

Type: system ioctl

Parameters: machine type identifier (KVM\_VM\_\*)

Returns: a VM fd that can be used to control the new vi

**Returns:** a VM fd that can be used to control the new virtual machine.

The new VM has no virtual cpus and no memory. You probably want to use 0 as machine type.

In order to create user controlled virtual machines on S390, check KVM\_CAP\_S390\_UCONTROL and use the flag KVM\_VM\_S390\_UCONTROL as privileged user (CAP\_SYS\_ADMIN).

On arm64, the physical address size for a VM (IPA Size limit) is limited to 40bits by default. The limit can be configured if the host supports the extension KVM\_CAP\_ARM\_VM\_IPA\_SIZE. When supported, use

KVM\_VM\_TYPE\_ARM\_IPA\_SIZE(IPA\_Bits) to set the size in the machine type identifier, where IPA\_Bits is the maximum width of any physical address used by the VM. The IPA\_Bits is encoded in bits[7-0] of the machine type identifier.

e.g, to configure a guest to use 48bit physical address size:

```
vm fd = ioctl(dev fd, KVM CREATE VM, KVM VM TYPE ARM IPA SIZE(48));
```

The requested size (IPA\_Bits) must be:

0	Implies default size, 40bits (for backward compatibility)
N	Implies N bits, where N is a positive integer such that, 32 <= N <= Host IPA Limit

Host\_IPA\_Limit is the maximum possible value for IPA\_Bits on the host and is dependent on the CPU capability and the kernel configuration. The limit can be retrieved using KVM\_CAP\_ARM\_VM\_IPA\_SIZE of the KVM\_CHECK\_EXTENSION ioctl() at the time.

Creation of the VM will fail if the requested IPA size (whether it is implicit or explicit) is unsupported on the host.

Please note that configuring the IPA size does not affect the capability exposed by the guest CPUs in ID\_AA64MMFR0\_EL1[PARange]. It only affects size of the address translated by the stage2 level (guest physical address translations).

#### 4.3 KVM GET MSR INDEX LIST, KVM GET MSR FEATURE INDEX LIST

Capability: basic, KVM CAP GET MSR FEATURES for KVM GET MSR FEATURE INDEX LIST

**Architectures:** x86 **Type:** system ioctl

Parameters:struct kvm\_msr\_list (in/out)Returns:0 on success; -1 on error

Errors:

EFAULT	the msr index list cannot be read from or written to
E2BIG	the msr index list is too big to fit in the array specified by the user.

```
struct kvm_msr_list {
     u32 nmsrs; /* number of msrs in entries */
```

```
__u32 indices[0];
```

The user fills in the size of the indices array in nmsrs, and in return kvm adjusts nmsrs to reflect the actual number of msrs and fills in the indices array with their numbers.

KVM\_GET\_MSR\_INDEX\_LIST returns the guest msrs that are supported. The list varies by kvm version and host processor, but does not change otherwise.

Note: if kvm indicates supports MCE (KVM\_CAP\_MCE), then the MCE bank MSRs are not returned in the MSR list, as different vcpus can have a different number of banks, as set via the KVM\_X86\_SETUP\_MCE ioctl.

KVM\_GET\_MSR\_FEATURE\_INDEX\_LIST returns the list of MSRs that can be passed to the KVM\_GET\_MSRS system ioctl. This lets userspace probe host capabilities and processor features that are exposed via MSRs (e.g., VMX capabilities). This list also varies by kvm version and host processor, but does not change otherwise.

#### 4.4 KVM CHECK EXTENSION

Capability: basic, KVM CAP CHECK EXTENSION VM for vm ioctl

Architectures: all

**Type:** system ioctl, vm ioctl

**Parameters:** extension identifier (KVM CAP \*)

**Returns:** 0 if unsupported; 1 (or some other positive integer) if supported

The API allows the application to query about extensions to the core kvm API. Userspace passes an extension identifier (an integer) and receives an integer that describes the extension availability. Generally 0 means no and 1 means yes, but some extensions may report additional information in the integer return value.

Based on their initialization different VMs may have different capabilities. It is thus encouraged to use the vm ioctl to query for capabilities (available with KVM CAP CHECK EXTENSION VM on the vm fd)

## 4.5 KVM\_GET\_VCPU\_MMAP\_SIZE

Capability: basic
Architectures: all

**Type:** system ioctl **Parameters:** none

**Returns:** size of vcpu mmap area, in bytes

The KVM\_RUN ioctl (cf.) communicates with userspace via a shared memory region. This ioctl returns the size of that region. See the KVM\_RUN documentation for details.

Besides the size of the KVM RUN communication region, other areas of the VCPU file descriptor can be mmap-ed, including:

- if KVM\_CAP\_COALESCED\_MMIO is available, a page at KVM\_COALESCED\_MMIO\_PAGE\_OFFSET \*
  PAGE\_SIZE; for historical reasons, this page is included in the result of KVM\_GET\_VCPU\_MMAP\_SIZE.
  KVM\_CAP\_COALESCED\_MMIO is not documented yet.
- if KVM\_CAP\_DIRTY\_LOG\_RING is available, a number of pages at KVM\_DIRTY\_LOG\_PAGE\_OFFSET \* PAGE\_SIZE. For more information on KVM\_CAP\_DIRTY\_LOG\_RING, see section 8.3.

#### 4.6 KVM SET MEMORY REGION

Capability:basicArchitectures:allType:vm ioctl

Parameters: struct kvm\_memory\_region (in)
Returns: 0 on success, -1 on error

This ioctl is obsolete and has been removed.

#### 4.7 KVM CREATE VCPU

Capability: basic
Architectures: all
Type: vm ioctl

Parameters: vcpu id (apic id on x86)

Returns: vcpu fd on success, -1 on error

This API adds a vcpu to a virtual machine. No more than max\_vcpus may be added. The vcpu id is an integer in the range [0, max vcpu id).

The recommended max\_vcpus value can be retrieved using the KVM\_CAP\_NR\_VCPUS of the KVM\_CHECK\_EXTENSION ioctl() at run-time. The maximum possible value for max\_vcpus can be retrieved using the KVM\_CAP\_MAX\_VCPUS of the KVM\_CHECK\_EXTENSION ioctl() at run-time.

If the KVM\_CAP\_NR\_VCPUS does not exist, you should assume that max\_vcpus is 4 cpus max. If the KVM\_CAP\_MAX\_VCPUS does not exist, you should assume that max\_vcpus is same as the value returned from KVM\_CAP\_NR\_VCPUS.

The maximum possible value for max\_vcpu\_id can be retrieved using the KVM\_CAP\_MAX\_VCPU\_ID of the KVM\_CHECK\_EXTENSION ioctl() at run-time.

If the  $KVM\_CAP\_MAX\_VCPU\_ID$  does not exist, you should assume that  $max\_vcpu\_id$  is the same as the value returned from  $KVM\_CAP\_MAX\_VCPUS$ .

On powerpc using book3s\_hv mode, the vcpus are mapped onto virtual threads in one or more virtual CPU cores. (This is because the hardware requires all the hardware threads in a CPU core to be in the same partition.) The KVM\_CAP\_PPC\_SMT capability indicates the number of vcpus per virtual core (vcore). The vcore id is obtained by dividing the vcpu id by the number of vcpus per vcore. The vcpus in a given vcore will always be in the same physical core as each other (though that might be a different physical core from time to time). Userspace can control the threading (SMT) mode of the guest by its allocation of vcpu ids. For example, if userspace wants single-threaded guest vcpus, it should make all vcpu ids be a multiple of the number of vcpus per vcore.

For virtual cpus that have been created with S390 user controlled virtual machines, the resulting vcpu fil can be memory mapped at page offset KVM S390 SIE PAGE OFFSET in order to obtain a memory map of the virtual cpu's hardware control block.

## 4.8 KVM\_GET\_DIRTY\_LOG (vm ioctl)

Capability:basicArchitectures:allType:vm ioctl

**Parameters:** struct kvm\_dirty\_log (in/out) **Returns:** 0 on success, -1 on error

```
/* for KVM_GET_DIRTY_LOG */
struct kvm_dirty_log {
    __u32 slot;
    __u32 padding;
    union {
         void __user *dirty_bitmap; /* one bit per page */
         __u64 padding;
    };
};
```

Given a memory slot, return a bitmap containing any pages dirtied since the last call to this ioctl. Bit 0 is the first page in the memory slot. Ensure the entire structure is cleared to avoid padding issues.

If KVM\_CAP\_MULTI\_ADDRESS\_SPACE is available, bits 16-31 of slot field specifies the address space for which you want to return the dirty bitmap. See KVM\_SET\_USER\_MEMORY\_REGION for details on the usage of slot field.

The bits in the dirty bitmap are cleared before the ioctl returns, unless KVM\_CAP\_MANUAL\_DIRTY\_LOG\_PROTECT2 is enabled. For more information, see the description of the capability.

Note that the Xen shared info page, if configured, shall always be assumed to be dirty. KVM will not explicitly mark it such.

## 4.9 KVM SET MEMORY ALIAS

Capability:basicArchitectures:x86Type:vm ioctl

Parameters: struct kvm\_memory\_alias (in)
Returns: 0 (success), -1 (error)

This ioctl is obsolete and has been removed.

#### **4.10 KVM RUN**

Capability:basicArchitectures:allType:vcpu ioctlParameters:none

**Returns:** 0 on success, -1 on error

Errors:

EINTR	an unmasked signal is pending
ENOEXEC	the vcpu hasn't been initialized or the guest tried to execute instructions from device memory (arm64)
ENOSYS	data abort outside memslots with no syndrome info and KVM_CAP_ARM_NISV_TO_USER not enabled (arm64)
EPERM	SVE feature set but not finalized (arm64)

This ioctl is used to run a guest virtual cpu. While there are no explicit parameters, there is an implicit parameter block that can be obtained by mmap()ing the vcpu fd at offset 0, with the size given by KVM\_GET\_VCPU\_MMAP\_SIZE. The parameter block is formatted as a 'struct kvm run' (see below).

## 4.11 KVM GET REGS

Capability: basic

Architectures: all except arm64

Type: vcpu ioctl

**Parameters:** struct kvm\_regs (out) **Returns:** 0 on success, -1 on error

Reads the general purpose registers from the vcpu.

```
/* x86 */
struct kvm regs {
     /* out (KVM GET REGS) / in (KVM SET REGS) */
     _u64 rax, rbx, rcx, rdx;
       _u64 rsi, rdi, rsp, rbp;
       _u64 r8, r9, r10, r11;
     __u64 r12, r13, r14, r15;
       u64 rip, rflags;
};
/* mips */
struct kvm_regs {
      /* out (KVM GET REGS) / in (KVM SET REGS) */
      __u64 gpr[32];
       u64 hi;
       u64 lo;
      __u64 pc;
};
```

## 4.12 KVM SET REGS

Capability: basic

Architectures: all except arm64
Type: vcpu ioctl

Parameters: struct kvm\_regs (in)
Returns: 0 on success, -1 on error

Writes the general purpose registers into the vcpu.

See KVM GET REGS for the data structure.

## 4.13 KVM GET SREGS

Capability:basicArchitectures:x86, ppcType:vcpu ioctl

**Parameters:** struct kvm\_sregs (out) **Returns:** 0 on success, -1 on error

Reads special registers from the vcpu.

```
/* x86 */
struct kvm_sregs {
    struct kvm_segment cs, ds, es, fs, gs, ss;
    struct kvm_segment tr, ldt;
    struct kvm_dtable gdt, idt;
    __u64 cr0, cr2, cr3, cr4, cr8;
    __u64 efer;
    _u64 apic_base;
    _u64 interrupt_bitmap[(KVM_NR_INTERRUPTS + 63) / 64];
};

/* ppc -- see arch/powerpc/include/uapi/asm/kvm.h */
```

interrupt\_bitmap is a bitmap of pending external interrupts. At most one bit may be set. This interrupt has been acknowledged by the APIC but not yet injected into the cpu core.

## 4.14 KVM\_SET\_SREGS

Capability: basic
Architectures: x86, ppc
Type: vcpu ioctl

Parameters: struct kvm\_sregs (in)
Returns: 0 on success, -1 on error

Writes special registers into the vcpu. See KVM GET SREGS for the data structures.

## 4.15 KVM\_TRANSLATE

Capability: basic
Architectures: x86
Type: vcpu ioctl

**Parameters:** struct kvm\_translation (in/out) **Returns:** 0 on success, -1 on error

Translates a virtual address according to the vcpu's current address translation mode.

```
struct kvm_translation {
    /* in */
    __u64 linear_address;

    /* out */
    __u64 physical_address;
    _u8 valid;
    __u8 writeable;
    __u8 usermode;
    __u8 pad[5];
};
```

## 4.16 KVM INTERRUPT

Capability: basic

**Architectures:** x86, ppc, mips, riscv

Type: vcpu ioctl

Parameters: struct kvm\_interrupt (in)

Returns: 0 on success, negative on failure.

Queues a hardware interrupt vector to be injected.

#### X86:

Returns:

0	on success,
-EEXIST	if an interrupt is already enqueued
-EINVAL	the irq number is invalid
-ENXIO	if the PIC is in the kernel
-EFAULT	if the pointer is invalid

Note 'irq' is an interrupt vector, not an interrupt pin or line. This ioctl is useful if the in-kernel PIC is not used.

#### PPC:

Queues an external interrupt to be injected. This ioctl is overleaded with 3 different irq values:

a. KVM INTERRUPT SET

This injects an edge type external interrupt into the guest once it's ready to receive interrupts. When injected, the interrupt is done.

b. KVM\_INTERRUPT\_UNSET

This unsets any pending interrupt.

Only available with KVM CAP PPC UNSET IRQ.

c. KVM INTERRUPT SET LEVEL

This injects a level type external interrupt into the guest context. The interrupt stays pending until a specific local with KVM INTERRUPT UNSET is triggered.

Only available with KVM CAP PPC IRQ LEVEL.

Note that any value for 'irq' other than the ones stated above is invalid and incurs unexpected behavior.

This is an asynchronous vcpu ioctl and can be invoked from any thread.

#### MIPS:

Queues an external interrupt to be injected into the virtual CPU. A negative interrupt number dequeues the interrupt.

This is an asynchronous vepu ioctl and can be invoked from any thread.

#### **RISC-V:**

Queues an external interrupt to be injected into the virutal CPU. This ioctl is overloaded with 2 different irq values:

a. KVM\_INTERRUPT\_SET

This sets external interrupt for a virtual CPU and it will receive once it is ready.

b. KVM\_INTERRUPT\_UNSET

This clears pending external interrupt for a virtual CPU.

This is an asynchronous vepu ioctl and can be invoked from any thread.

## 4.17 KVM\_DEBUG\_GUEST

Capability: basic
Architectures: none
Type: vcpu ioctl
Parameters: none)
Returns: -1 on error

Support for this has been removed. Use KVM SET GUEST DEBUG instead.

## 4.18 KVM GET MSRS

Capability: basic (vcpu), KVM\_CAP\_GET\_MSR\_FEATURES (system)

**Architectures:** x86

**Type:** system ioctl, vcpu ioctl **Parameters:** struct kvm msrs (in/out)

**Returns:** number of msrs successfully returned; -1 on error

When used as a system ioctl: Reads the values of MSR-based features that are available for the VM. This is similar to KVM\_GET\_SUPPORTED\_CPUID, but it returns MSR indices and values. The list of msr-based features can be obtained using KVM\_GET\_MSR\_FEATURE\_INDEX\_LIST in a system ioctl.

When used as a vcpu ioctl: Reads model-specific registers from the vcpu. Supported msr indices can be obtained using KVM\_GET\_MSR\_INDEX\_LIST in a system ioctl.

```
struct kvm_msrs {
    __u32 nmsrs; /* number of msrs in entries */
    __u32 pad;
    struct kvm_msr_entry entries[0];
};

struct kvm_msr_entry {
    __u32 index;
    __u32 reserved;
    __u64 data;
};
```

Application code should set the 'nmsrs' member (which indicates the size of the entries array) and the 'index' member of each array entry. kvm will fill in the 'data' member.

## 4.19 KVM SET MSRS

Capability:basicArchitectures:x86Type:vcpu ioctl

Parameters: struct kvm\_msrs (in)

**Returns:** number of msrs successfully set (see below), -1 on error

Writes model-specific registers to the vcpu. See KVM\_GET\_MSRS for the data structures.

Application code should set the 'nmsrs' member (which indicates the size of the entries array), and the 'index' and 'data' members of each array entry.

It tries to set the MSRs in array entries[] one by one. If setting an MSR fails, e.g., due to setting reserved bits, the MSR isn't supported/emulated by KVM, etc..., it stops processing the MSR list and returns the number of MSRs that have been set successfully.

#### 4.20 KVM\_SET\_CPUID

Capability: basic
Architectures: x86

Type: vcpu ioctl

**Parameters:** struct kvm\_cpuid (in) **Returns:** 0 on success, -1 on error

Defines the vcpu responses to the cpuid instruction. Applications should use the KVM\_SET\_CPUID2 ioctl if available.

Caveat emptor:

- If this IOCTL fails, KVM gives no guarantees that previous valid CPUID configuration (if there is) is not corrupted. Userspace can get a copy of the resulting CPUID configuration through KVM GET CPUID2 in case.
- Using KVM\_SET\_CPUID{,2} after KVM\_RUN, i.e. changing the guest vCPU model after running the guest, may cause guest instability.
- · Using heterogeneous CPUID configurations, modulo APIC IDs, topology, etc... may cause guest instability.

```
struct kvm_cpuid_entry {
    __u32 function;
    _u32 eax;
    _u32 ebx;
    _u32 ecx;
    _u32 edx;
    _u32 padding;
};

/* for KVM_SET_CPUID */
struct kvm_cpuid {
    _u32 nent;
    _u32 padding;
    struct kvm_cpuid_entry entries[0];
};
```

#### 4.21 KVM SET SIGNAL MASK

Capability: basic
Architectures: all
Type: vcpu ioctl

Parameters: struct kvm\_signal\_mask (in)
Returns: 0 on success, -1 on error

Defines which signals are blocked during execution of KVM\_RUN. This signal mask temporarily overrides the threads signal mask. Any unblocked signal received (except SIGKILL and SIGSTOP, which retain their traditional behaviour) will cause KVM\_RUN to return with -EINTR.

Note the signal will only be delivered if not blocked by the original signal mask.

```
/* for KVM_SET_SIGNAL_MASK */
struct kvm_signal_mask {
    __u32 len;
    __u8 sigset[0];
};
```

## 4.22 KVM\_GET\_FPU

Capability: basic
Architectures: x86

Type: vcpu ioctl

**Parameters:** struct kvm\_fpu (out) **Returns:** 0 on success, -1 on error

Reads the floating point state from the vcpu.

```
/* for KVM_GET_FPU and KVM_SET_FPU */
struct kvm_fpu {
     __u8     fpr[8][16];
     __u16     fcw;
     __u16     fsw;
     __u8     ftwx; /* in fxsave format */
     _u8     pad1;
     _u16     last_opcode;
     _u64     last_ip;
     _u64     last_dp;
     __u8     xmm[16][16];
     _u32     mxcsr;
     _u32     pad2;
};
```

#### 4.23 KVM SET FPU

Capability:basicArchitectures:x86Type:vcpu ioctlParameters:struct kvm\_fpu (in)Returns:0 on success, -1 on error

Writes the floating point state to the vcpu.

```
/* for KVM_GET_FPU and KVM_SET_FPU */
struct kvm_fpu {
    _u8    fpr[8][16];
    _u16   fcw;
    _u16   fsw;
    _u8    ftwx;   /* in fxsave format */
    _u8   padl;
    _u16   last_opcode;
    _u64   last_ip;
    _u64   last_dp;
    _u8   xmm[16][16];
    _u32   mxcsr;
    _u32   pad2;
};
```

#### 4.24 KVM CREATE IRQCHIP

Capability: KVM\_CAP\_IRQCHIP, KVM\_CAP\_S390\_IRQCHIP (s390)

**Architectures:** x86, arm64, s390

Type: vm ioctl Parameters: none

**Returns:** 0 on success, -1 on error

Creates an interrupt controller model in the kernel. On x86, creates a virtual ioapic, a virtual PIC (two PICs, nested), and sets up future vcpus to have a local APIC. IRQ routing for GSIs 0-15 is set to both PIC and IOAPIC; GSI 16-23 only go to the IOAPIC. On arm64, a GICv2 is created. Any other GIC versions require the usage of KVM\_CREATE\_DEVICE, which also supports creating a GICv2. Using KVM\_CREATE\_DEVICE is preferred over KVM\_CREATE\_IRQCHIP for GICv2. On s390, a dummy irq routing table is created.

Note that on s390 the KVM\_CAP\_S390\_IRQCHIP vm capability needs to be enabled before KVM\_CREATE\_IRQCHIP can be used.

#### 4.25 KVM IRQ LINE

Capability: KVM CAP IRQCHIP

Architectures: x86, arm64 Type: vm ioctl

**Parameters:** struct kvm\_irq\_level **Returns:** 0 on success, -1 on error

Sets the level of a GSI input to the interrupt controller model in the kernel. On some architectures it is required that an interrupt controller model has been previously created with KVM\_CREATE\_IRQCHIP. Note that edge-triggered interrupts require the level to be set to 1 and then back to 0.

On real hardware, interrupt pins can be active-low or active-high. This does not matter for the level field of struct kvm\_irq\_level: 1 always means active (asserted), 0 means inactive (deasserted).

x86 allows the operating system to program the interrupt polarity (active-low/active-high) for level-triggered interrupts, and KVM used to consider the polarity. However, due to bitrot in the handling of active-low interrupts, the above convention is now valid on x86 too. This is signaled by KVM\_CAP\_X86\_IOAPIC\_POLARITY\_IGNORED. Userspace should not present interrupts to the guest as active-low unless this capability is present (or unless it is not using the in-kernel irqchip, of course).

arm64 can signal an interrupt either at the CPU level, or at the in-kernel irqchip (GIC), and for in-kernel irqchip can tell the GIC to use PPIs designated for specific cpus. The irq field is interpreted like this:

```
bits: | 31 ... 28 | 27 ... 24 | 23 ... 16 | 15 ... 0 |
field: | vcpu2 index | irq type | vcpu index | irq id |
```

The irq\_type field has the following values:

• irq type[0]:

```
out-of-kernel GIC: irq id 0 is IRQ, irq id 1 is FIQ
```

• irq type[1]:

in-kernel GIC: SPI, irq\_id between 32 and 1019 (incl.) (the vcpu\_index field is ignored)

• irq type[2]:

```
in-kernel GIC: PPI, irq id between 16 and 31 (incl.)
```

(The irg id field thus corresponds nicely to the IRQ ID in the ARM GIC specs)

In both cases, level is used to assert/deassert the line.

When KVM\_CAP\_ARM\_IRQ\_LINE\_LAYOUT\_2 is supported, the target vcpu is identified as (256 \* vcpu2\_index + vcpu index). Otherwise, vcpu2\_index must be zero.

Note that on arm64, the KVM\_CAP\_IRQCHIP capability only conditions injection of interrupts for the in-kernel irqchip. KVM\_IRQ\_LINE can always be used for a userspace interrupt controller.

## 4.26 KVM GET IRQCHIP

Capability: KVM\_CAP\_IRQCHIP

Architectures: x86 Type: vm ioctl

**Parameters:** struct kvm\_irqchip (in/out) **Returns:** 0 on success, -1 on error

Reads the state of a kernel interrupt controller created with KVM\_CREATE\_IRQCHIP into a buffer provided by the caller.

## 4.27 KVM\_SET\_IRQCHIP

Capability: KVM CAP IRQCHIP

Architectures: x86 Type: vm ioctl

Parameters: struct kvm\_irqchip (in)
Returns: 0 on success, -1 on error

Sets the state of a kernel interrupt controller created with KVM\_CREATE\_IRQCHIP from a buffer provided by the caller.

## 4.28 KVM\_XEN\_HVM\_CONFIG

Capability: KVM\_CAP\_XEN\_HVM

Architectures: x86 Type: vm ioctl

Parameters: struct kvm\_xen\_hvm\_config (in)
Returns: 0 on success, -1 on error

Sets the MSR that the Xen HVM guest uses to initialize its hypercall page, and provides the starting address and size of the hypercall blobs in userspace. When the guest writes the MSR, kvm copies one page of a blob (32- or 64-bit, depending on the vcpu mode) to guest memory.

```
__u8 blob_size_32;
__u8 blob_size_64;
__u8 pad2[30];
};
```

If the KVM\_XEN\_HVM\_CONFIG\_INTERCEPT\_HCALL flag is returned from the KVM\_CAP\_XEN\_HVM check, it may be set in the flags field of this ioctl. This requests KVM to generate the contents of the hypercall page automatically; hypercalls will be intercepted and passed to userspace through KVM\_EXIT\_XEN. In this case, all of the blob size and address fields must be zero.

No other flags are currently valid in the struct kvm xen hvm config.

## 4.29 KVM GET CLOCK

Capability: KVM CAP ADJUST CLOCK

Architectures: x86 Type: vm ioctl

Parameters: struct kvm\_clock\_data (out)
Returns: 0 on success, -1 on error

Gets the current timestamp of kvmclock as seen by the current guest. In conjunction with KVM\_SET\_CLOCK, it is used to ensure monotonicity on scenarios such as migration.

When KVM\_CAP\_ADJUST\_CLOCK is passed to KVM\_CHECK\_EXTENSION, it returns the set of bits that KVM can return in struct kvm clock data's flag member.

The following flags are defined:

#### KVM CLOCK TSC STABLE

If set, the returned value is the exact kvmclock value seen by all VCPUs at the instant when KVM\_GET\_CLOCK was called. If clear, the returned value is simply CLOCK\_MONOTONIC plus a constant offset; the offset can be modified with KVM\_SET\_CLOCK. KVM will try to make all VCPUs follow this clock, but the exact value read by each VCPU could differ, because the host TSC is not stable.

#### KVM\_CLOCK\_REALTIME

If set, the *realtime* field in the kvm\_clock\_data structure is populated with the value of the host's real time clocksource at the instant when KVM\_GET\_CLOCK was called. If clear, the *realtime* field does not contain a value.

#### KVM\_CLOCK\_HOST\_TSC

If set, the *host\_tsc* field in the kvm\_clock\_data structure is populated with the value of the host's timestamp counter (TSC) at the instant when KVM\_GET\_CLOCK was called. If clear, the *host\_tsc* field does not contain a value.

```
struct kvm_clock_data {
    __u64 clock; /* kvmclock current value */
    __u32 flags;
    __u32 pad0;
    __u64 realtime;
    __u64 host_tsc;
    __u32 pad[4];
};
```

## 4.30 KVM SET CLOCK

Capability: KVM\_CAP\_ADJUST\_CLOCK

Architectures: x86 Type: vm ioctl

Parameters: struct kvm\_clock\_data (in)
Returns: 0 on success, -1 on error

Sets the current timestamp of kymclock to the value specified in its parameter. In conjunction with KVM\_GET\_CLOCK, it is used to ensure monotonicity on scenarios such as migration.

The following flags can be passed:

#### KVM\_CLOCK\_REALTIME

If set, KVM will compare the value of the *realtime* field with the value of the host's real time clocksource at the instant when KVM\_SET\_CLOCK was called. The difference in elapsed time is added to the final kvmclock value that will be provided to guests.

Other flags returned by KVM GET CLOCK are accepted but ignored.

```
struct kvm_clock_data {
    __u64 clock; /* kvmclock current value */
    __u32 flags;
    __u32 pad0;
    __u64 realtime;
    __u64 host_tsc;
    __u32 pad[4];
};
```

#### 4.31 KVM GET VCPU EVENTS

Capability: KVM\_CAP\_VCPU\_EVENTS Extended by: KVM\_CAP\_INTR\_SHADOW

Architectures: x86, arm64 Type: vcpu ioctl

Parameters: struct kvm\_vcpu\_event (out)
Returns: 0 on success, -1 on error

#### X86:

Gets currently pending exceptions, interrupts, and NMIs as well as related states of the vcpu.

```
struct kvm vcpu events {
      struct {
                u8 injected;
              __u8 nr;
               u8 has error code;
              __u8 pending;
               u32 error code;
      } exception;
      struct {
                u8 injected;
              __u8 nr;
              __u8 soft;
               _u8 shadow;
      } interrupt;
      struct {
              u8 injected;
              __u8 pending;
              __u8 masked;
              __u8 pad;
      } nmi;
      __u32 sipi_vector;
       u32 flags;
      struct {
                u8 smm;
              __u8 pending;
              __u8 smm_inside nmi;
                u8 latched init;
      } smi;
       u8 reserved[27];
       u8 exception has payload;
       u64 exception payload;
};
```

The following bits are defined in the flags field:

- KVM VCPUEVENT VALID SHADOW may be set to signal that interrupt.shadow contains a valid state.
- KVM VCPUEVENT VALID SMM may be set to signal that smi contains a valid state.
- KVM\_VCPUEVENT\_VALID\_PAYLOAD may be set to signal that the exception\_has\_payload, exception\_payload, and
  exception.pending fields contain a valid state. This bit will be set whenever KVM\_CAP\_EXCEPTION\_PAYLOAD is
  enabled.

#### **ARM64:**

If the guest accesses a device that is being emulated by the host kernel in such a way that a real device would generate a physical SError, KVM may make a virtual SError pending for that VCPU. This system error interrupt remains pending until the guest takes the exception by unmasking PSTATE.A.

Running the VCPU may cause it to take a pending SError, or make an access that causes an SError to become pending. The event's description is only valid while the VPCU is not running.

This API provides a way to read and write the pending 'event' state that is not visible to the guest. To save, restore or migrate a VCPU the struct representing the state can be read then written using this GET/SET API, along with the other guest-visible registers. It is not possible to 'cancel' an SError that has been made pending.

A device being emulated in user-space may also wish to generate an SError. To do this the events structure can be populated by user-space. The current state should be read first, to ensure no existing SError is pending. If an existing SError is pending, the architecture's 'Multiple SError interrupts' rules should be followed. (2.5.3 of DDI0587.a "ARM Reliability, Availability, and Serviceability (RAS) Specification").

SError exceptions always have an ESR value. Some CPUs have the ability to specify what the virtual SError's ESR value should be. These systems will advertise KVM\_CAP\_ARM\_INJECT\_SERROR\_ESR. In this case exception.has\_esr will always have a non-zero value when read, and the agent making an SError pending should specify the ISS field in the lower 24 bits of exception.serror\_esr. If the system supports KVM\_CAP\_ARM\_INJECT\_SERROR\_ESR, but user-space sets the events with exception.has esr as zero, KVM will choose an ESR.

Specifying exception.has\_esr on a system that does not support it will return -EINVAL. Setting anything other than the lower 24bits of exception.serror\_esr will return -EINVAL.

It is not possible to read back a pending external abort (injected via KVM\_SET\_VCPU\_EVENTS or otherwise) because such an exception is always delivered directly to the virtual CPU).

# 4.32 KVM\_SET\_VCPU\_EVENTS

Capability: KVM\_CAP\_VCPU\_EVENTS Extended by: KVM\_CAP\_INTR\_SHADOW

Architectures: x86, arm64 Type: vcpu ioctl

Parameters:struct kvm\_vcpu\_event (in)Returns:0 on success, -1 on error

#### X86:

Set pending exceptions, interrupts, and NMIs as well as related states of the vcpu.

See KVM\_GET\_VCPU\_EVENTS for the data structure.

Fields that may be modified asynchronously by running VCPUs can be excluded from the update. These fields are nmi.pending, sipi\_vector, smi.smm, smi.pending. Keep the corresponding bits in the flags field cleared to suppress overwriting the current in-kernel state. The bits are:

KVM_VCPUEVENT_VALID_NMI_PENDING	transfer nmi.pending to the kernel
KVM_VCPUEVENT_VALID_SIPI_VECTOR	transfer sipi_vector
KVM_VCPUEVENT_VALID_SMM	transfer the smi sub-struct.

If KVM\_CAP\_INTR\_SHADOW is available, KVM\_VCPUEVENT\_VALID\_SHADOW can be set in the flags field to signal that interrupt.shadow contains a valid state and shall be written into the VCPU.

KVM\_VCPUEVENT\_VALID\_SMM can only be set if KVM\_CAP\_X86\_SMM is available.

If KVM\_CAP\_EXCEPTION\_PAYLOAD is enabled, KVM\_VCPUEVENT\_VALID\_PAYLOAD can be set in the flags field to signal that the exception\_has\_payload, exception\_payload, and exception.pending fields contain a valid state and shall be written into the VCPU.

#### **ARM64:**

User space may need to inject several types of events to the guest.

Set the pending SError exception state for this VCPU. It is not possible to 'cancel' an Serror that has been made pending.

If the guest performed an access to I/O memory which could not be handled by userspace, for example because of missing instruction syndrome decode information or because there is no device mapped at the accessed IPA, then userspace can ask the kernel to inject an external abort using the address from the exiting fault on the VCPU. It is a programming error to set ext\_dabt\_pending after an exit which was not either KVM\_EXIT\_MMIO or KVM\_EXIT\_ARM\_NISV. This feature is only available if the system supports KVM\_CAP\_ARM\_INJECT\_EXT\_DABT. This is a helper which provides commonality in how userspace reports accesses for the above cases to guests, across different userspace implementations. Nevertheless, userspace can still emulate all Arm exceptions by manipulating individual registers using the KVM\_SET\_ONE\_REG\_API.

See KVM\_GET\_VCPU\_EVENTS for the data structure.

## 4.33 KVM\_GET\_DEBUGREGS

Capability: KVM CAP DEBUGREGS

Architectures: x86 Type: vm ioctl

**Parameters:** struct kvm\_debugregs (out) **Returns:** 0 on success, -1 on error

Reads debug registers from the vcpu.

```
struct kvm_debugregs {
    __u64 db[4];
    __u64 dr6;
    __u64 dr7;
    __u64 flags;
    __u64 reserved[9];
};
```

## 4.34 KVM\_SET\_DEBUGREGS

Capability: KVM\_CAP\_DEBUGREGS

Architectures: x86 Type: vm ioctl

**Parameters:** struct kvm\_debugregs (in) **Returns:** 0 on success, -1 on error

Writes debug registers into the vcpu.

See KVM GET DEBUGREGS for the data structure. The flags field is unused yet and must be cleared on entry.

## 4.35 KVM SET USER MEMORY REGION

Capability: KVM\_CAP\_USER\_MEMORY

Architectures: all Type: vm ioctl

Parameters: struct kvm userspace memory region (in)

**Returns:** 0 on success, -1 on error

This ioctl allows the user to create, modify or delete a guest physical memory slot. Bits 0-15 of "slot" specify the slot id and this value should be less than the maximum number of user memory slots supported per VM. The maximum allowed slots can be queried using KVM\_CAP\_NR\_MEMSLOTS. Slots may not overlap in guest physical address space.

If KVM\_CAP\_MULTI\_ADDRESS\_SPACE is available, bits 16-31 of "slot" specifies the address space which is being modified. They must be less than the value that KVM\_CHECK\_EXTENSION returns for the KVM\_CAP\_MULTI\_ADDRESS\_SPACE capability. Slots in separate address spaces are unrelated; the restriction on overlapping slots only applies within each address space.

Deleting a slot is done by passing zero for memory\_size. When changing an existing slot, it may be moved in the guest physical memory space, or its flags may be modified, but it may not be resized.

Memory for the region is taken starting at the address denoted by the field userspace\_addr, which must point at user addressable memory for the entire memory slot size. Any object may back this memory, including anonymous memory, ordinary files, and hugetlbfs.

On architectures that support a form of address tagging, userspace addr must be an untagged address.

It is recommended that the lower 21 bits of guest\_phys\_addr and userspace\_addr be identical. This allows large pages in the guest to be backed by large pages in the host.

The flags field supports two flags: KVM\_MEM\_LOG\_DIRTY\_PAGES and KVM\_MEM\_READONLY. The former can be set to instruct KVM to keep track of writes to memory within the slot. See KVM\_GET\_DIRTY\_LOG ioctl to know how to use it. The latter can be set, if KVM\_CAP\_READONLY\_MEM capability allows it, to make a new slot read-only. In this case, writes to this memory will be posted to userspace as KVM\_EXIT\_MMIO exits.

When the KVM\_CAP\_SYNC\_MMU capability is available, changes in the backing of the memory region are automatically reflected into the guest. For example, an mmap() that affects the region will be made visible immediately. Another example is madvise(MADV\_DROP).

It is recommended to use this API instead of the KVM\_SET\_MEMORY\_REGION local. The KVM\_SET\_MEMORY\_REGION does not allow fine grained control over memory allocation and is deprecated.

## 4.36 KVM\_SET\_TSS\_ADDR

Capability: KVM CAP SET TSS ADDR

**Architectures:** x86 **Type:** vm ioctl Parameters: unsigned long tss\_address (in)
Returns: 0 on success, -1 on error

This ioctl defines the physical address of a three-page region in the guest physical address space. The region must be within the first 4GB of the guest physical address space and must not conflict with any memory slot or any mmio address. The guest may malfunction if it accesses this memory region.

This ioctl is required on Intel-based hosts. This is needed on Intel hardware because of a quirk in the virtualization implementation (see the internals documentation when it pops into existence).

## 4.37 KVM\_ENABLE\_CAP

Capability: KVM\_CAP\_ENABLE\_CAP

**Architectures:** mips, ppc, s390, x86

Type: vcpu ioctl

Parameters:struct kvm\_enable\_cap (in)Returns:0 on success; -1 on error

Capability: KVM CAP ENABLE CAP VM

Architectures: all vm ioctl

**Parameters:** struct kvm\_enable\_cap (in) **Returns:** 0 on success; -1 on error

#### Note

Not all extensions are enabled by default. Using this ioctl the application can enable an extension, making it available to the guest.

On systems that do not support this ioctl, it always fails. On systems that do support it, it only works for extensions that are supported for enablement.

To check if a capability can be enabled, the KVM CHECK EXTENSION ioctl should be used.

```
struct kvm_enable_cap {
   /* in */
   __u32 cap;
```

The capability that is supposed to get enabled.

```
__u32 flags;
```

A bitfield indicating future enhancements. Has to be 0 for now.

```
u64 args[4];
```

Arguments for enabling a feature. If a feature needs initial values to function properly, this is the place to put them.

```
__u8 pad[64];
};
```

The vcpu ioctl should be used for vcpu-specific capabilities, the vm ioctl for vm-wide capabilities.

#### 4.38 KVM GET MP STATE

**Capability:** KVM\_CAP\_MP\_STATE x86, s390, arm64, riscv

Type: vcpu ioctl

Parameters:struct kvm\_mp\_state (out)Returns:0 on success; -1 on error

```
struct kvm_mp_state {
    __u32 mp_state;
};
```

Returns the vcpu's current "multiprocessing state" (though also valid on uniprocessor guests).

Possible values are:

KVM_MP_STATE_RUNNABLE	the vcpu is currently running [x86,arm64,riscv]
KVM_MP_STATE_UNINITIALIZED	the vcpu is an application processor (AP) which has not yet received an INIT signal [x86]
KVM_MP_STATE_INIT_RECEIVED	the vcpu has received an INIT signal, and is now ready for a SIPI [x86]
KVM_MP_STATE_HALTED	the vcpu has executed a HLT instruction and is waiting for an interrupt [x86]

VM MP STATE SIPI RECEIVED	the vcpu has just received a SIPI (vector accessible via
KVM_WIP_STATE_SIPI_RECEIVED	KVM_GET_VCPU_EVENTS) [x86]
KVM_MP_STATE_STOPPED	the vcpu is stopped [s390,arm64,riscv]
KVM_MP_STATE_CHECK_STOP	the vcpu is in a special error state [s390]
KVM_MP_STATE_OPERATING	the vcpu is operating (running or halted) [s390]
KVM_MP_STATE_LOAD	the vcpu is in a special load/startup state [s390]

On x86, this ioctl is only useful after KVM\_CREATE\_IRQCHIP. Without an in-kernel irqchip, the multiprocessing state must be maintained by userspace on these architectures.

#### For arm64/riscv:

The only states that are valid are KVM\_MP\_STATE\_STOPPED and KVM\_MP\_STATE\_RUNNABLE which reflect if the vcpu is paused or not.

## 4.39 KVM SET MP STATE

**Capability:** KVM\_CAP\_MP\_STATE x86, s390, arm64, riscv

Type: vcpu ioctl

**Parameters:** struct kvm\_mp\_state (in) **Returns:** 0 on success; -1 on error

Sets the vcpu's current "multiprocessing state"; see KVM GET MP STATE for arguments.

On x86, this ioctl is only useful after KVM\_CREATE\_IRQCHIP. Without an in-kernel irqchip, the multiprocessing state must be maintained by userspace on these architectures.

#### For arm64/riscv:

The only states that are valid are KVM\_MP\_STATE\_STOPPED and KVM\_MP\_STATE\_RUNNABLE which reflect if the vcpu should be paused or not.

## 4.40 KVM\_SET\_IDENTITY\_MAP\_ADDR

Capability: KVM\_CAP\_SET\_IDENTITY\_MAP\_ADDR

Architectures: x86
Type: vm ioctl

**Parameters:** unsigned long identity (in) **Returns:** 0 on success, -1 on error

This ioctl defines the physical address of a one-page region in the guest physical address space. The region must be within the first 4GB of the guest physical address space and must not conflict with any memory slot or any mmio address. The guest may malfunction if it accesses this memory region.

Setting the address to 0 will result in resetting the address to its default (0xfffbc000).

This ioctl is required on Intel-based hosts. This is needed on Intel hardware because of a quirk in the virtualization implementation (see the internals documentation when it pops into existence).

Fails if any VCPU has already been created.

#### 4.41 KVM SET BOOT CPU ID

Capability: KVM CAP SET BOOT CPU ID

Architectures: x86 Type: vm ioctl

Parameters: unsigned long vcpu\_id
Returns: 0 on success, -1 on error

Define which vcpu is the Bootstrap Processor (BSP). Values are the same as the vcpu id in KVM\_CREATE\_VCPU. If this ioctl is not called, the default is vcpu 0. This ioctl has to be called before vcpu creation, otherwise it will return EBUSY error.

# 4.42 KVM\_GET\_XSAVE

Capability: KVM\_CAP\_XSAVE

**Architectures:** x86 **Type:** vcpu ioctl

**Parameters:** struct kvm\_xsave (out) **Returns:** 0 on success, -1 on error

```
struct kvm_xsave {
__u32 region[1024];
```

```
__u32 extra[0];
```

This ioctl would copy current vcpu's xsave struct to the userspace.

# 4.43 KVM\_SET\_XSAVE

Capability: KVM CAP XSAVE and KVM CAP XSAVE2

**Architectures:** x86 **Type:** vcpu ioctl

**Parameters:** struct kvm\_xsave (in) **Returns:** 0 on success, -1 on error

```
struct kvm_xsave {
    __u32 region[1024];
    __u32 extra[0];
};
```

This ioctl would copy userspace's xsave struct to the kernel. It copies as many bytes as are returned by KVM\_CHECK\_EXTENSION(KVM\_CAP\_XSAVE2), when invoked on the vm file descriptor. The size value returned by KVM\_CHECK\_EXTENSION(KVM\_CAP\_XSAVE2) will always be at least 4096. Currently, it is only greater than 4096 if a dynamic feature has been enabled with arch\_prctl(), but this may change in the future.

The offsets of the state save areas in struct kvm xsave follow the contents of CPUID leaf 0xD on the host.

## 4.44 KVM\_GET\_XCRS

Capability: KVM\_CAP\_XCRS

Architectures: x86

Type: vcpu ioctl

**Parameters:** struct kvm\_xcrs (out) **Returns:** 0 on success, -1 on error

```
struct kvm_xcr {
    __u32 xcr;
    __u32 reserved;
    __u64 value;
};

struct kvm_xcrs {
    __u32 nr_xcrs;
    __u32 flags;
    struct kvm_xcr xcrs[KVM_MAX_XCRS];
    __u64 padding[16];
};
```

This ioctl would copy current vcpu's xcrs to the userspace.

#### 4.45 KVM\_SET\_XCRS

Capability: KVM CAP XCRS

Architectures: x86

Type: vcpu ioctl

**Parameters:** struct kvm\_xcrs (in) **Returns:** 0 on success, -1 on error

```
struct kvm_xcr {
    __u32 xcr;
    __u32 reserved;
    __u64 value;
};

struct kvm_xcrs {
    __u32 nr_xcrs;
    __u32 flags;
    struct kvm_xcr xcrs[KVM_MAX_XCRS];
    __u64 padding[16];
};
```

This ioctl would set vcpu's xcr to the value userspace specified.

## 4.46 KVM\_GET\_SUPPORTED\_CPUID

Capability: KVM CAP EXT CPUID

Architectures: x86

Type: system ioctl

Parameters: struct kvm\_cpuid2 (in/out)
Returns: 0 on success, -1 on error

```
struct kvm cpuid2 {
     __u32 nent;
       u32 padding;
     struct kvm cpuid entry2 entries[0];
};
#define KVM CPUID FLAG SIGNIFCANT INDEX
                                                      BIT(0)
                                             BIT(1) /* deprecated */
#define KVM CPUID FLAG STATEFUL FUNC
#define KVM CPUID FLAG STATE READ NEXT
                                                      BIT(2) /* deprecated */
struct kvm cpuid entry2 {
      __u32 function;
      __u32 index;
       u32 flags;
       u32 eax;
      __u32 ebx;
       u32 ecx;
       u32 edx;
       u32 padding[3];
};
```

This ioctl returns x86 cpuid features which are supported by both the hardware and kvm in its default configuration. Userspace can use the information returned by this ioctl to construct cpuid information (for KVM\_SET\_CPUID2) that is consistent with hardware, kernel, and userspace capabilities, and with user requirements (for example, the user may wish to constrain cpuid to emulate older hardware, or for feature consistency across a cluster).

Dynamically-enabled feature bits need to be requested with <code>arch\_prctl()</code> before calling this ioctl. Feature bits that have not been requested are excluded from the result.

Note that certain capabilities, such as KVM\_CAP\_X86\_DISABLE\_EXITS, may expose cpuid features (e.g. MONITOR) which are not supported by kvm in its default configuration. If userspace enables such capabilities, it is responsible for modifying the results of this ioctl appropriately.

Userspace invokes KVM\_GET\_SUPPORTED\_CPUID by passing a kvm\_cpuid2 structure with the 'nent' field indicating the number of entries in the variable-size array 'entries'. If the number of entries is too low to describe the cpu capabilities, an error (E2BIG) is returned. If the number is too high, the 'nent' field is adjusted and an error (ENOMEM) is returned. If the number is just right, the 'nent' field is adjusted to the number of valid entries in the 'entries' array, which is then filled.

The entries returned are the host cpuid as returned by the cpuid instruction, with unknown or unsupported features masked out. Some features (for example, x2apic), may not be present in the host cpu, but are exposed by kvm if it can emulate them efficiently. The fields in each entry are defined as follows:

```
function:
```

the eax value used to obtain the entry

index:

the ecx value used to obtain the entry (for entries that are affected by ecx)

flags:

an OR of zero or more of the following:

```
KVM_CPUID_FLAG_SIGNIFCANT_INDEX: if the index field is valid
```

eax, ebx, ecx, edx:

the values returned by the cpuid instruction for this function/index combination

The TSC deadline timer feature (CPUID leaf 1, ecx[24]) is always returned as false, since the feature depends on KVM\_CREATE\_IRQCHIP for local APIC support. Instead it is reported via:

```
ioctl(KVM CHECK EXTENSION, KVM CAP TSC DEADLINE TIMER)
```

if that returns true and you use KVM\_CREATE\_IRQCHIP, or if you emulate the feature in userspace, then you can enable the feature for KVM\_SET\_CPUID2.

## 4.47 KVM PPC GET PVINFO

Capability: KVM\_CAP\_PPC\_GET\_PVINFO

**Architectures:** ppc **Type:** vm ioctl

Parameters: struct kvm\_ppc\_pvinfo (out)

**Returns:** 0 on success, !0 on error

```
struct kvm_ppc_pvinfo {
    __u32 flags;
    __u32 hcall[4];
    __u8 pad[108];
};
```

This ioctl fetches PV specific information that need to be passed to the guest using the device tree or other means from vm context.

The heall array defines 4 instructions that make up a hypercall.

If any additional field gets added to this structure later on, a bit for that additional piece of information will be set in the flags bitmap.

The flags bitmap is defined as:

```
/* the host supports the ePAPR idle hcall
#define KVM_PPC_PVINFO_FLAGS_EV_IDLE (1<<0</pre>
```

## 4.52 KVM SET GSI ROUTING

Capability: KVM CAP IRQ ROUTING

**Architectures:** x86 s390 arm64

Type: vm ioctl

**Parameters:** struct kvm\_irq\_routing (in) **Returns:** 0 on success, -1 on error

Sets the GSI routing table entries, overwriting any previously set entries.

On arm64, GSI routing has the following limitation:

• GSI routing does not apply to KVM IRQ LINE but only to KVM IRQFD.

```
struct kvm_irq_routing {
    __u32 nr;
    __u32 flags;
    struct kvm_irq_routing_entry entries[0];
};
```

No flags are specified so far, the corresponding field must be set to zero.

```
struct kvm_irq_routing_entry {
     __u32 gsi;
       __u32 type;
       u32 flags;
       u32 pad;
      union {
              struct kvm irq routing irqchip irqchip;
              struct kvm_irq_routing_msi msi;
              struct kvm irq routing s390 adapter adapter;
              struct kvm_irq_routing_hv_sint hv sint;
              struct kvm_irq_routing_xen_evtchn xen_evtchn;
              __u32 pad[8];
      } u;
};
/* gsi routing entry types */
#define KVM IRQ ROUTING IRQCHIP 1
#define KVM IRQ ROUTING MSI 2
#define KVM_IRQ_ROUTING_S390_ADAPTER 3
#define KVM IRQ ROUTING HV SINT 4
#define KVM IRQ ROUTING XEN EVTCHN 5
```

#### flags:

- KVM\_MSI\_VALID\_DEVID: used along with KVM\_IRQ\_ROUTING\_MSI routing entry type, specifies that the devid field contains a valid value. The per-VM KVM\_CAP\_MSI\_DEVID capability advertises the requirement to provide the device ID. If this capability is not available, userspace should never set the KVM\_MSI\_VALID\_DEVID flag as the local might fail.
- zero otherwise

```
struct kvm_irq_routing_irqchip {
    __u32 irqchip;
    __u32 pin;
};

struct kvm_irq_routing_msi {
    __u32 address_lo;
    __u32 address_hi;
    __u32 data;
    union {
    __u32 pad;
```

```
__u32 devid;
};
```

If KVM\_MSI\_VALID\_DEVID is set, devid contains a unique device identifier for the device that wrote the MSI message. For PCI, this is usually a BFD identifier in the lower 16 bits.

On x86, address\_hi is ignored unless the KVM\_X2APIC\_API\_USE\_32BIT\_IDS feature of KVM\_CAP\_X2APIC\_API capability is enabled. If it is enabled, address hi bits 31-8 provide bits 31-8 of the destination id. Bits 7-0 of address hi must be zero.

```
struct kvm irq routing s390 adapter {
     __u64 ind_addr;
       u64 summary addr;
       u64 ind offset;
      __u32 summary_offset;
      __u32 adapter_id;
};
struct kvm irq routing hv sint {
      __u32 vcpu;
      u32 sint;
};
struct kvm irq routing xen evtchn {
      __u32 port;
       u32 vcpu;
      _u32 priority;
};
```

When KVM\_CAP\_XEN\_HVM includes the KVM\_XEN\_HVM\_CONFIG\_EVTCHN\_2LEVEL bit in its indication of supported features, routing to Xen event channels is supported. Although the priority field is present, only the value KVM\_XEN\_HVM\_CONFIG\_EVTCHN\_2LEVEL is supported, which means delivery by 2 level event channels. FIFO event channel support may be added in the future.

## 4.55 KVM\_SET\_TSC\_KHZ

Capability: KVM\_CAP\_TSC\_CONTROL

Architectures: x86

Type: vcpu ioctl

Parameters: virtual tsc khz

**Returns:** 0 on success, -1 on error

Specifies the tsc frequency for the virtual machine. The unit of the frequency is KHz.

#### 4.56 KVM GET TSC KHZ

Capability: KVM CAP GET TSC KHZ

Architectures: x86

Type: vcpu ioctl

Parameters: none

**Returns:** virtual tsc-khz on success, negative value on error

Returns the tsc frequency of the guest. The unit of the return value is KHz. If the host has unstable tsc this ioctl returns -EIO instead as an error.

## 4.57 KVM GET LAPIC

Capability: KVM\_CAP\_IRQCHIP

Architectures: x86

Type: vcpu ioctl

Parameters: struct kvm\_lapic\_state (out)

Returns: 0 on success, -1 on error

```
#define KVM_APIC_REG_SIZE 0x400
struct kvm_lapic_state {
         char regs[KVM_APIC_REG_SIZE];
};
```

Reads the Local APIC registers and copies them into the input argument. The data format and layout are the same as documented in the architecture manual.

If KVM\_X2APIC\_API\_USE\_32BIT\_IDS feature of KVM\_CAP\_X2APIC\_API is enabled, then the format of APIC\_ID register depends on the APIC mode (reported by MSR\_IA32\_APICBASE) of its VCPU. x2APIC stores APIC ID in the APIC\_ID register (bytes 32-35). xAPIC only allows an 8-bit APIC ID which is stored in bits 31-24 of the APIC register, or equivalently in byte 35 of struct kvm\_lapic\_state's regs field. KVM\_GET\_LAPIC must then be called after MSR\_IA32\_APICBASE has been set

with KVM SET MSR.

If KVM X2APIC API USE 32BIT\_IDS feature is disabled, struct kvm\_lapic\_state always uses xAPIC format.

#### 4.58 KVM SET LAPIC

Capability: KVM CAP IRQCHIP

**Architectures:** x86 **Type:** vcpu ioctl

**Parameters:** struct kvm\_lapic\_state (in) **Returns:** 0 on success, -1 on error

```
#define KVM_APIC_REG_SIZE 0x400
struct kvm_lapic_state {
         char regs[KVM_APIC_REG_SIZE];
};
```

Copies the input argument into the Local APIC registers. The data format and layout are the same as documented in the architecture manual.

The format of the APIC ID register (bytes 32-35 of struct kvm\_lapic\_state's regs field) depends on the state of the KVM\_CAP\_X2APIC\_API capability. See the note in KVM\_GET\_LAPIC.

## 4.59 KVM\_IOEVENTFD

Capability: KVM CAP IOEVENTFD

Architectures: all vm ioctl

Parameters:struct kvm\_ioeventfd (in)Returns:0 on success, !0 on error

This ioctl attaches or detaches an ioeventfd to a legal pio/mmio address within the guest. A guest write in the registered address will signal the provided event instead of triggering an exit.

For the special case of virtio-ccw devices on s390, the ioevent is matched to a subchannel/virtqueue tuple instead.

The following flags are defined:

If datamatch flag is set, the event will be signaled only if the written value to the registered address is equal to datamatch in struct kym ioeventfd.

For virtio-ccw devices, addr contains the subchannel id and datamatch the virtqueue index.

With KVM\_CAP\_IOEVENTFD\_ANY\_LENGTH, a zero length ioeventfd is allowed, and the kernel will ignore the length of guest write and may get a faster vmexit. The speedup may only apply to specific architectures, but the ioeventfd will work anyway.

## 4.60 KVM\_DIRTY\_TLB

Capability: KVM CAP SW TLB

Architectures: ppc Type: vcpu ioctl

Parameters: struct kvm\_dirty\_tlb (in)

Returns: 0 on success, -1 on error

```
struct kvm_dirty_tlb {
    __u64 bitmap;
    __u32 num_dirty;
};
```

This must be called whenever userspace has changed an entry in the shared TLB, prior to calling KVM\_RUN on the associated vcpu.

The "bitmap" field is the userspace address of an array. This array consists of a number of bits, equal to the total number of TLB

entries as determined by the last successful call to KVM CONFIG TLB, rounded up to the nearest multiple of 64.

Each bit corresponds to one TLB entry, ordered the same as in the shared TLB array.

The array is little-endian: the bit 0 is the least significant bit of the first byte, bit 8 is the least significant bit of the second byte, etc. This avoids any complications with differing word sizes.

The "num\_dirty" field is a performance hint for KVM to determine whether it should skip processing the bitmap and just invalidate everything. It must be set to the number of set bits in the bitmap.

#### 4.62 KVM CREATE SPAPR TCE

Capability: KVM CAP SPAPR TCE

Architectures: powerpc Type: vm ioctl

Parameters: struct kvm\_create\_spapr\_tce (in)

**Returns:** file descriptor for manipulating the created TCE table

This creates a virtual TCE (translation control entry) table, which is an IOMMU for PAPR-style virtual I/O. It is used to translate logical addresses used in virtual I/O into guest physical addresses, and provides a scatter/gather capability for PAPR virtual I/O.

```
/* for KVM_CAP_SPAPR_TCE */
struct kvm_create_spapr_tce {
    __u64 liobn;
    __u32 window_size;
};
```

The liobn field gives the logical IO bus number for which to create a TCE table. The window\_size field specifies the size of the DMA window which this TCE table will translate - the table will contain one 64 bit TCE entry for every 4kiB of the DMA window.

When the guest issues an H\_PUT\_TCE heall on a liobn for which a TCE table has been created using this ioctl(), the kernel will handle it in real mode, updating the TCE table. H\_PUT\_TCE calls for other liobns will cause a vm exit and must be handled by userspace.

The return value is a file descriptor which can be passed to mmap(2) to map the created TCE table into userspace. This lets userspace read the entries written by kernel-handled H\_PUT\_TCE calls, and also lets userspace update the TCE table directly which is useful in some circumstances.

#### 4.63 KVM ALLOCATE RMA

Capability: KVM CAP PPC RMA

Architectures: powerpc
Type: vm ioctl

**Parameters:** struct kvm allocate rma (out)

**Returns:** file descriptor for mapping the allocated RMA

This allocates a Real Mode Area (RMA) from the pool allocated at boot time by the kernel. An RMA is a physically-contiguous, aligned region of memory used on older POWER processors to provide the memory which will be accessed by real-mode (MMU off) accesses in a KVM guest. POWER processors support a set of sizes for the RMA that usually includes 64MB, 128MB, 256MB and some larger powers of two.

```
/* for KVM_ALLOCATE_RMA */
struct kvm_allocate_rma {
    __u64 rma_size;
};
```

The return value is a file descriptor which can be passed to mmap(2) to map the allocated RMA into userspace. The mapped area can then be passed to the KVM\_SET\_USER\_MEMORY\_REGION local to establish it as the RMA for a virtual machine. The size of the RMA in bytes (which is fixed at host kernel boot time) is returned in the rma size field of the argument structure.

The KVM\_CAP\_PPC\_RMA capability is 1 or 2 if the KVM\_ALLOCATE\_RMA ioctl is supported; 2 if the processor requires all virtual machines to have an RMA, or 1 if the processor can use an RMA but doesn't require it, because it supports the Virtual RMA (VRMA) facility.

## **4.64 KVM\_NMI**

Capability: KVM\_CAP\_USER\_NMI

Architectures: x86
Type: vcpu ioctl
Parameters: none

**Returns:** 0 on success, -1 on error

Queues an NMI on the thread's vcpu. Note this is well defined only when KVM\_CREATE\_IRQCHIP has not been called, since this is an interface between the virtual cpu core and virtual local APIC. After KVM\_CREATE\_IRQCHIP has been called, this interface is completely emulated within the kernel.

To use this to emulate the LINT1 input with KVM\_CREATE\_IRQCHIP, use the following algorithm:

- pause the vcpu
- read the local APIC's state (KVM GET LAPIC)
- check whether changing LINT1 will queue an NMI (see the LVT entry for LINT1)
- if so, issue KVM NMI
- resume the vcpu

Some guests configure the LINT1 NMI input to cause a panic, aiding in debugging.

## 4.65 KVM\_S390\_UCAS\_MAP

Capability: KVM\_CAP\_S390\_UCONTROL

**Architectures:** s390 **Type:** vcpu ioctl

Parameters: struct kvm\_s390\_ucas\_mapping (in)

**Returns:** 0 in case of success

The parameter is defined like this:

```
struct kvm_s390_ucas_mapping {
    __u64 user_addr;
    __u64 vcpu_addr;
    __u64 length;
};
```

This ioctl maps the memory at "user\_addr" with the length "length" to the vcpu's address space starting at "vcpu\_addr". All parameters need to be aligned by 1 megabyte.

## 4.66 KVM\_S390\_UCAS\_UNMAP

Capability: KVM\_CAP\_S390\_UCONTROL

**Architectures:** s390 **Type:** vcpu ioctl

Parameters: struct kvm\_s390\_ucas\_mapping (in)

**Returns:** 0 in case of success

The parameter is defined like this:

```
struct kvm_s390_ucas_mapping {
    __u64 user_addr;
    __u64 vcpu_addr;
    __u64 length;
}
```

This ioctl unmaps the memory in the vcpu's address space starting at "vcpu\_addr" with the length "length". The field "user\_addr" is ignored. All parameters need to be aligned by 1 megabyte.

## 4.67 KVM\_S390\_VCPU\_FAULT

Capability: KVM\_CAP\_S390\_UCONTROL

**Architectures:** s390 **Type:** vcpu ioctl

Parameters: vcpu absolute address (in)
Returns: 0 in case of success

This call creates a page table entry on the virtual cpu's address space (for user controlled virtual machines) or the virtual machine's address space (for regular virtual machines). This only works for minor faults, thus it's recommended to access subject memory page via the user page table upfront. This is useful to handle validity intercepts for user controlled virtual machines to fault in the virtual cpu's lowcore pages prior to calling the KVM RUN ioctl.

## 4.68 KVM\_SET\_ONE\_REG

Capability: KVM CAP ONE REG

Architectures: all vcpu ioctl

**Parameters:** struct kvm one reg (in)

**Returns:** 0 on success, negative value on failure

Errors:

ENOENT	no such register
EINVAL	invalid register ID, or no such register or used with VMs in protected virtualization mode on s390

(These error codes are indicative only: do not rely on a specific error code being returned in a specific situation.)

```
struct kvm_one_reg {
    __u64 id;
    __u64 addr;
};
```

Using this ioctl, a single vcpu register can be set to a specific value defined by user space with the passed in struct kvm\_one\_reg, where id refers to the register identifier as described below and addr is a pointer to a variable with the respective size. There can be architecture agnostic and architecture specific registers. Each have their own range of operation and their own constants and width. To keep track of the implemented registers, find a list below:

Arch	Register	Width (bits)
PPC	KVM REG PPC HIOR	64
PPC	KVM REG PPC IAC1	64
PPC	KVM REG PPC IAC2	64
PPC	KVM REG PPC IAC3	64
PPC	KVM REG PPC IAC4	64
PPC	KVM REG PPC DAC1	64
PPC	KVM_REG_FPC_DAC2	64
PPC	KVM_REG_FPC_DABR	64
PPC	KVM_REG_ITC_DABR  KVM_REG_ITC_DABR	64
PPC	KVM_REG_FFC_DSCK  KVM_REG_PPC_PURR	64
	KVM_REG_FFC_FURK  KVM_REG_PPC_SPURR	64
PPC		
PPC	KVM_REG_PPC_DAR	64
PPC	KVM_REG_PPC_DSISR	32
PPC	KVM_REG_PPC_AMR	64
PPC	KVM_REG_PPC_UAMOR	64
PPC	KVM_REG_PPC_MMCR0	64
PPC	KVM_REG_PPC_MMCR1	64
PPC	KVM_REG_PPC_MMCRA	64
PPC	KVM_REG_PPC_MMCR2	64
PPC	KVM_REG_PPC_MMCRS	64
PPC	KVM_REG_PPC_MMCR3	64
PPC	KVM_REG_PPC_SIAR	64
PPC	KVM REG PPC SDAR	64
PPC	KVM REG PPC SIER	64
PPC	KVM REG PPC SIER2	64
PPC	KVM REG PPC SIER3	64
PPC	KVM REG PPC PMC1	32
PPC	KVM REG PPC PMC2	32
PPC	KVM REG PPC PMC3	32
PPC	KVM REG PPC PMC4	32
PPC	KVM REG PPC PMC5	32
PPC	KVM REG PPC PMC6	32
PPC	KVM REG PPC PMC7	32
PPC	KVM_REG_PPC_PMC8	32
PPC	KVM_REG_PPC_FPR0	64
	KVW_RES_TTC_TTRO	04
 PPC	KVM REG PPC FPR31	64
	KVM_REG_PPC_PPRS1  KVM_REG_PPC_VR0	128
PPC	K VIVI_KEU_FFC_VKU	120
 PPC	VVM DEC DDC VD21	120
	KVM_REG_PPC_VR31	128
PPC	KVM_REG_PPC_VSR0	128
···	WANT DEC DEC 1/0004	120
PC	KVM_REG_PPC_VSR31	128
PPC	KVM_REG_PPC_FPSCR	64
PPC	KVM_REG_PPC_VSCR	32
PPC	KVM_REG_PPC_VPA_ADDR	64
PPC	KVM_REG_PPC_VPA_SLB	128
PPC	KVM_REG_PPC_VPA_DTL	128
PPC	KVM REG PPC EPCR	32

Arch	Register	Width (bits)
PPC	KVM_REG_PPC_EPR	32
PPC	KVM_REG_PPC_TCR	32
PPC	KVM REG PPC TSR	32
PPC	KVM_REG_ITC_ISK  KVM_REG_PPC_OR_TSR	32
PPC	KVM_REG_ITC_OK_ISK  KVM REG PPC CLEAR TSR	32
PPC	KVM_REG_FFC_CLEAK_ISK  KVM_REG_PPC_MAS0	32
PPC	KVM_REG_ITC_MAS0  KVM_REG_PPC_MAS1	32
PPC	KVM_REG_ITC_MAS1  KVM_REG_PPC_MAS2	64
PPC	KVM_REG_FFC_MAS2 KVM_REG_PPC_MAS7_3	64
PPC	KVM_REG_ITC_MAS7_3  KVM_REG_PPC_MAS4	32
PPC	KVM_REG_FFC_MAS4  KVM_REG_PPC_MAS6	32
PPC	KVM_REG_ITC_MASO  KVM_REG_PPC_MMUCFG	32
PPC	KVM_REG_ITC_MMCCFG  KVM_REG_PPC_TLB0CFG	32
PPC	KVM_REG_FFC_ILBOCFG  KVM_REG_PPC_TLB1CFG	32
PPC	KVM_REG_FFC_ILBICFG  KVM_REG_PPC_TLB2CFG	32
PPC		32
	KVM_REG_PPC_TLB3CFG	32
PPC PPC	KVM_REG_PPC_TLB0PS	
PPC PPC	KVM_REG_PPC_TLB1PS KVM_REG_PPC_TLB2PS	32
PPC	KVM_REG_PPC_TLB3PS	32
PPC	KVM_REG_PPC_EPTCFG	32
PPC	KVM_REG_PPC_ICP_STATE	64
PPC	KVM_REG_PPC_VP_STATE	128
PPC	KVM_REG_PPC_TB_OFFSET	64
PPC	KVM_REG_PPC_SPMC1	32
PPC	KVM_REG_PPC_SPMC2	32
PPC	KVM_REG_PPC_IAMR	64
PPC	KVM_REG_PPC_TFHAR	64
PPC	KVM_REG_PPC_TFIAR	64
PPC	KVM_REG_PPC_TEXASR	64
PPC	KVM_REG_PPC_FSCR	64
PPC	KVM_REG_PPC_PSPB	32
PPC	KVM_REG_PPC_EBBHR	64
PPC	KVM_REG_PPC_EBBRR	64
PPC	KVM_REG_PPC_BESCR	64
PPC	KVM_REG_PPC_TAR	64
PPC	KVM_REG_PPC_DPDES	64
PPC	KVM_REG_PPC_DAWR	64
PPC	KVM_REG_PPC_DAWRX	64
PPC	KVM_REG_PPC_CIABR	64
PPC	KVM_REG_PPC_IC	64
PPC	KVM_REG_PPC_VTB	64
PPC	KVM_REG_PPC_CSIGR	64
PPC	KVM_REG_PPC_TACR	64
PPC	KVM_REG_PPC_TCSCR	64
PPC	KVM_REG_PPC_PID	64
PPC	KVM_REG_PPC_ACOP	64
PPC	KVM_REG_PPC_VRSAVE	32
PPC	KVM_REG_PPC_LPCR	32
PPC	KVM_REG_PPC_LPCR_64	64
PPC	KVM_REG_PPC_PPR	64
PPC	KVM_REG_PPC_ARCH_COMPAT	32
PPC	KVM_REG_PPC_DABRX	32
PPC	KVM_REG_PPC_WORT	64
PPC	KVM_REG_PPC_SPRG9	64
PPC	KVM_REG_PPC_DBSR	32
PPC	KVM_REG_PPC_TIDR	64
PPC	KVM_REG_PPC_PSSCR	64
PPC	KVM_REG_PPC_DEC_EXPIRY	64
PPC	KVM REG PPC PTCR	64

Arch	Register	Width (bits)
PPC	KVM REG PPC DAWR1	64
PPC	KVM REG PPC DAWRX1	64
PPC	KVM REG PPC TM GPR0	64
DDC	WVM DEC DDC TM CDD21	64
PPC	KVM_REG_PPC_TM_GPR31	
PPC	KVM_REG_PPC_TM_VSR0	128
PPC	KVM REG PPC TM VSR63	128
PPC	KVM REG PPC TM CR	64
PPC	KVM REG PPC TM LR	64
PPC	KVM REG PPC TM CTR	64
PPC	KVM REG PPC TM FPSCR	64
PPC	KVM REG PPC TM AMR	64
PPC	KVM REG PPC TM PPR	64
PPC	KVM REG PPC TM VRSAVE	64
PPC	KVM REG PPC TM VSCR	32
PPC	KVM REG PPC TM DSCR	64
PPC	KVM REG PPC TM TAR	64
PPC	KVM REG PPC TM XER	64
MIPS	KVM_REG_MIPS_R0	64
MIPS	KVM_REG_MIPS_R31	64
MIPS	KVM_REG_MIPS_HI	64
MIPS	KVM_REG_MIPS_LO	64
MIPS	KVM_REG_MIPS_PC	64
MIPS	KVM_REG_MIPS_CP0_INDEX	32
MIPS	KVM_REG_MIPS_CP0_ENTRYLO0	64
MIPS	KVM_REG_MIPS_CP0_ENTRYLO1	64
MIPS	KVM_REG_MIPS_CP0_CONTEXT	64
MIPS	KVM_REG_MIPS_CP0_CONTEXTCONFIG	32
MIPS	KVM_REG_MIPS_CP0_USERLOCAL	64
MIPS	KVM_REG_MIPS_CP0_XCONTEXTCONFIG	
MIPS	KVM_REG_MIPS_CP0_PAGEMASK	32
MIPS	KVM_REG_MIPS_CP0_PAGEGRAIN	32
MIPS	KVM_REG_MIPS_CP0_SEGCTL0	64
MIPS MIPS	KVM_REG_MIPS_CP0_SEGCTL1  KVM_REG_MIPS_CP0_SEGCTL2	64
MIPS	KVM REG MIPS CPO PWBASE	64
MIPS	KVM REG MIPS CP0 PWFIELD	64
MIPS	KVM REG MIPS CP0 PWSIZE	64
MIPS	KVM REG MIPS CP0 WIRED	32
MIPS	KVM REG MIPS CP0 PWCTL	32
MIPS	KVM REG MIPS CP0 HWRENA	32
MIPS	KVM REG MIPS CP0 BADVADDR	64
MIPS	KVM REG MIPS CP0 BADINSTR	32
MIPS	KVM REG MIPS CP0 BADINSTRP	32
MIPS	KVM REG MIPS CP0 COUNT	32
MIPS	KVM_REG_MIPS_CP0_ENTRYHI	64
MIPS	KVM_REG_MIPS_CP0_COMPARE	32
MIPS	KVM_REG_MIPS_CP0_STATUS	32
MIPS	KVM_REG_MIPS_CP0_INTCTL	32
MIPS	KVM_REG_MIPS_CP0_CAUSE	32
MIPS	KVM_REG_MIPS_CP0_EPC	64
MIPS	KVM_REG_MIPS_CP0_PRID	32
MIPS	KVM_REG_MIPS_CP0_EBASE	64
MIPS	KVM_REG_MIPS_CP0_CONFIG	32
MIPS	KVM_REG_MIPS_CP0_CONFIG1	32
MIPS	KVM_REG_MIPS_CP0_CONFIG2	32
MIPS	KVM_REG_MIPS_CP0_CONFIG3	32
MIPS	KVM_REG_MIPS_CP0_CONFIG4	32

Arch	Register	Width (bits)
MIPS	KVM_REG_MIPS_CP0_CONFIG5	32
MIPS	KVM_REG_MIPS_CP0_CONFIG7	32
MIPS	KVM_REG_MIPS_CP0_XCONTEXT	64
MIPS	KVM_REG_MIPS_CP0_ERROREPC	64
MIPS	KVM_REG_MIPS_CP0_KSCRATCH1	64
MIPS	KVM_REG_MIPS_CP0_KSCRATCH2	64
MIPS	KVM_REG_MIPS_CP0_KSCRATCH3	64
MIPS	KVM_REG_MIPS_CP0_KSCRATCH4	64
MIPS	KVM_REG_MIPS_CP0_KSCRATCH5	64
MIPS	KVM_REG_MIPS_CP0_KSCRATCH6	64
MIPS	KVM_REG_MIPS_CP0_MAAR(063)	64
MIPS	KVM_REG_MIPS_COUNT_CTL	64
MIPS	KVM_REG_MIPS_COUNT_RESUME	64
MIPS	KVM_REG_MIPS_COUNT_HZ	64
MIPS	KVM_REG_MIPS_FPR_32(031)	32
MIPS	KVM_REG_MIPS_FPR_64(031)	64
MIPS	KVM_REG_MIPS_VEC_128(031)	128
MIPS	KVM_REG_MIPS_FCR_IR	32
MIPS	KVM_REG_MIPS_FCR_CSR	32
MIPS	KVM_REG_MIPS_MSA_IR	32
MIPS	KVM_REG_MIPS_MSA_CSR	32

ARM registers are mapped using the lower 32 bits. The upper 16 of that is the register group type, or coprocessor number: ARM core registers have the following id bit patterns:

```
0x4020 0000 0010 <index into the kvm_regs struct:16>
```

ARM 32-bit CP15 registers have the following id bit patterns:

```
0x4020 0000 000F <zero:1> <crn:4> <crm:4> <opc1:4> <opc2:3>
```

ARM 64-bit CP15 registers have the following id bit patterns:

```
0x4030 0000 000F <zero:1> <zero:4> <crm:4> <opc1:4> <zero:3>
```

ARM CCSIDR registers are demultiplexed by CSSELR value:

```
0x4020 0000 0011 00 <csselr:8>
```

ARM 32-bit VFP control registers have the following id bit patterns:

```
0x4020 0000 0012 1 <regno:12>
```

ARM 64-bit FP registers have the following id bit patterns:

```
0x4030 0000 0012 0 <regno:12>
```

ARM firmware pseudo-registers have the following bit pattern:

```
0x4030 0000 0014 <regno:16>
```

arm64 registers are mapped using the lower 32 bits. The upper 16 of that is the register group type, or coprocessor number: arm64 core/FP-SIMD registers have the following id bit patterns. Note that the size of the access is variable, as the kvm\_regs structure contains elements ranging from 32 to 128 bits. The index is a 32bit value in the kvm\_regs structure seen as a 32bit array:

```
0x60x0 0000 0010 <index into the kvm_regs struct:16>
```

# Specifically:

Encoding	Register	Bits	kvm_regs member
0x6030 0000 0010 0000	X0	64	regs.regs[0]
0x6030 0000 0010 0002	X1	64	regs.regs[1]
0x6030 0000 0010 003c	X30	64	regs.regs[30]
0x6030 0000 0010 003e	SP	64	regs.sp
0x6030 0000 0010 0040	PC	64	regs.pc
0x6030 0000 0010 0042	PSTATE	64	regs.pstate
0x6030 0000 0010 0044	SP_EL1	64	sp_el1
0x6030 0000 0010 0046	ELR_EL1	64	elr_el1

Encoding	Register	Bits	kvm_regs member
0x6030 0000 0010 0048	SPSR_EL1	64	spsr[KVM_SPSR_EL1] (alias SPSR_SVC)
0x6030 0000 0010 004a	SPSR_ABT	64	spsr[KVM_SPSR_ABT]
0x6030 0000 0010 004c	SPSR_UND	64	spsr[KVM_SPSR_UND]
0x6030 0000 0010 004e	SPSR_IRQ	64	spsr[KVM_SPSR_IRQ]
0x6060 0000 0010 0050	SPSR_FIQ	64	spsr[KVM_SPSR_FIQ]
0x6040 0000 0010 0054	V0	128	fp_regs.vregs[0] [1]
0x6040 0000 0010 0058	V1	128	fp_regs.vregs[1] [1]
0x6040 0000 0010 00d0	V31	128	fp_regs.vregs[31] [1]
0x6020 0000 0010 00d4	FPSR	32	fp_regs.fpsr
0x6020 0000 0010 00d5	FPCR	32	fp_regs.fpcr

[1](1,2,3) These encodings are not accepted for SVE-enabled vcpus. See KVM ARM VCPU INIT.

The equivalent register content can be accessed via bits [127:0] of the corresponding SVE Zn registers instead for vcpus that have SVE enabled (see below).

arm64 CCSIDR registers are demultiplexed by CSSELR value:

```
0x6020 0000 0011 00 <csselr:8>
```

arm64 system registers have the following id bit patterns:

```
0x6030 0000 0013 <op0:2> <op1:3> <crn:4> <crm:4> <op2:3>
```

#### Warning

Two system register IDs do not follow the specified pattern. These are KVM\_REG\_ARM\_TIMER\_CVAL and KVM\_REG\_ARM\_TIMER\_CNT, which map to system registers CNTV\_CVAL\_EL0 and CNTVCT\_EL0 respectively. These two had their values accidentally swapped, which means TIMER\_CVAL is derived from the register encoding for CNTVCT\_EL0 and TIMER\_CNT is derived from the register encoding for CNTV\_CVAL\_EL0. As this is API, it must remain this way.

arm64 firmware pseudo-registers have the following bit pattern:

```
0x6030 0000 0014 <regno:16>
```

arm64 SVE registers have the following bit patterns:

Access to register IDs where 2048 \* slice >= 128 \* max\_vq will fail with ENOENT. max\_vq is the vcpu's maximum supported vector length in 128-bit quadwords: see [2] below.

These registers are only accessible on vcpus for which SVE is enabled. See KVM ARM VCPU INIT for details.

In addition, except for KVM\_REG\_ARM64\_SVE\_VLS, these registers are not accessible until the vcpu's SVE configuration has been finalized using KVM\_ARM\_VCPU\_FINALIZE(KVM\_ARM\_VCPU\_SVE). See KVM\_ARM\_VCPU\_INIT and KVM\_ARM\_VCPU\_FINALIZE for more information about this procedure.

KVM\_REG\_ARM64\_SVE\_VLS is a pseudo-register that allows the set of vector lengths supported by the vcpu to be discovered and configured by userspace. When transferred to or from user memory via KVM\_GET\_ONE\_REG or KVM\_SET\_ONE\_REG, the value of this register is of type \_\_u64[KVM\_ARM64\_SVE\_VLS\_WORDS], and encodes the set of vector lengths as follows:

[2] The maximum value vq for which the above condition is true is max\_vq. This is the maximum vector length available to the guest on this vcpu, and determines which register slices are visible through this ioctl interface.

(See Documentation/arm64/sve.rst for an explanation of the "vq" nomenclature.)

KVM\_REG\_ARM64\_SVE\_VLS is only accessible after KVM\_ARM\_VCPU\_INIT. KVM\_ARM\_VCPU\_INIT initialises it to the best set of vector lengths that the host supports.

Userspace may subsequently modify it if desired until the vcpu's SVE configuration is finalized using

#### KVM ARM VCPU FINALIZE(KVM ARM VCPU SVE).

Apart from simply removing all vector lengths from the host set that exceed some value, support for arbitrarily chosen sets of vector lengths is hardware-dependent and may not be available. Attempting to configure an invalid set of vector lengths via KVM SET ONE REG will fail with EINVAL.

After the vcpu's SVE configuration is finalized, further attempts to write this register will fail with EPERM.

MIPS registers are mapped using the lower 32 bits. The upper 16 of that is the register group type:

MIPS core registers (see above) have the following id bit patterns:

```
0x7030 0000 0000 <reg:16>
```

MIPS CP0 registers (see KVM\_REG\_MIPS\_CP0\_\* above) have the following id bit patterns depending on whether they're 32-bit or 64-bit registers:

```
0x7020 0000 0001 00 <reg:5> <sel:3> (32-bit) 0x7030 0000 0001 00 <reg:5> <sel:3> (64-bit)
```

Note: KVM\_REG\_MIPS\_CP0\_ENTRYLO0 and KVM\_REG\_MIPS\_CP0\_ENTRYLO1 are the MIPS64 versions of the EntryLo registers regardless of the word size of the host hardware, host kernel, guest, and whether XPA is present in the guest, i.e. with the RI and XI bits (if they exist) in bits 63 and 62 respectively, and the PFNX field starting at bit 30.

MIPS MAARs (see KVM REG MIPS CP0 MAAR(\*) above) have the following id bit patterns:

```
0x7030 0000 0001 01 <req:8>
```

MIPS KVM control registers (see above) have the following id bit patterns:

```
0x7030 0000 0002 <reg:16>
```

MIPS FPU registers (see KVM\_REG\_MIPS\_FPR\_{32,64}() above) have the following id bit patterns depending on the size of the register being accessed. They are always accessed according to the current guest FPU mode (Status.FR and Config5.FRE), i.e. as the guest would see them, and they become unpredictable if the guest FPU mode is changed. MIPS SIMD Architecture (MSA) vector registers (see KVM\_REG\_MIPS\_VEC\_128() above) have similar patterns as they overlap the FPU registers:

```
0x7020 0000 0003 00 <0:3> <reg:5> (32-bit FPU registers)
0x7030 0000 0003 00 <0:3> <reg:5> (64-bit FPU registers)
0x7040 0000 0003 00 <0:3> <reg:5> (128-bit MSA vector registers)
```

MIPS FPU control registers (see KVM REG MIPS FCR {IR,CSR} above) have the following id bit patterns:

```
0x7020 0000 0003 01 <0:3> <reg:5>
```

MIPS MSA control registers (see KVM REG MIPS MSA {IR,CSR} above) have the following id bit patterns:

```
0x7020 0000 0003 02 <0:3> <reg:5>
```

RISC-V registers are mapped using the lower 32 bits. The upper 8 bits of that is the register group type.

RISC-V config registers are meant for configuring a Guest VCPU and it has the following id bit patterns:

```
0x8020 0000 01 <index into the kvm_riscv_config struct:24> (32bit Host) 0x8030 0000 01 <index into the kvm_riscv_config struct:24> (64bit Host)
```

Following are the RISC-V config registers:

Encoding	Register	Description
0x80x0 0000 0100 0000	isa	ISA feature bitmap of Guest VCPU

The isa config register can be read anytime but can only be written before a Guest VCPU runs. It will have ISA feature bits matching underlying host set by default.

RISC-V core registers represent the general excution state of a Guest VCPU and it has the following id bit patterns:

```
0x8020 0000 02 <index into the kvm_riscv_core struct:24> (32bit Host) 0x8030 0000 02 <index into the kvm_riscv_core struct:24> (64bit Host)
```

Following are the RISC-V core registers:

Encoding	Register	Description
0x80x0 0000 0200 0000	regs.pc	Program counter
0x80x0 0000 0200 0001	regs.ra	Return address
0x80x0 0000 0200 0002	regs.sp	Stack pointer
0x80x0 0000 0200 0003	regs.gp	Global pointer
0x80x0 0000 0200 0004	regs.tp	Task pointer
0x80x0 0000 0200 0005	regs.t0	Caller saved register 0
0x80x0 0000 0200 0006	regs.t1	Caller saved register 1

Encoding	Register	Description
0x80x0 0000 0200 0007	regs.t2	Caller saved register 2
0x80x0 0000 0200 0008	regs.s0	Callee saved register 0
0x80x0 0000 0200 0009	regs.s1	Callee saved register 1
0x80x0 0000 0200 000a	regs.a0	Function argument (or return value) 0
0x80x0 0000 0200 000b	regs.a1	Function argument (or return value) 1
0x80x0 0000 0200 000c	regs.a2	Function argument 2
0x80x0 0000 0200 000d	regs.a3	Function argument 3
0x80x0 0000 0200 000e	regs.a4	Function argument 4
0x80x0 0000 0200 000f	regs.a5	Function argument 5
0x80x0 0000 0200 0010	regs.a6	Function argument 6
0x80x0 0000 0200 0011	regs.a7	Function argument 7
0x80x0 0000 0200 0012	regs.s2	Callee saved register 2
0x80x0 0000 0200 0013	regs.s3	Callee saved register 3
0x80x0 0000 0200 0014	regs.s4	Callee saved register 4
0x80x0 0000 0200 0015	regs.s5	Callee saved register 5
0x80x0 0000 0200 0016	regs.s6	Callee saved register 6
0x80x0 0000 0200 0017	regs.s7	Callee saved register 7
0x80x0 0000 0200 0018	regs.s8	Callee saved register 8
0x80x0 0000 0200 0019	regs.s9	Callee saved register 9
0x80x0 0000 0200 001a	regs.s10	Callee saved register 10
0x80x0 0000 0200 001b	regs.s11	Callee saved register 11
0x80x0 0000 0200 001c	regs.t3	Caller saved register 3
0x80x0 0000 0200 001d	regs.t4	Caller saved register 4
0x80x0 0000 0200 001e	regs.t5	Caller saved register 5
0x80x0 0000 0200 001f	regs.t6	Caller saved register 6
0x80x0 0000 0200 0020	mode	Privilege mode $(1 = S$ -mode or $0 = U$ -mode)

RISC-V csr registers represent the supervisor mode control/status registers of a Guest VCPU and it has the following id bit patterns:

```
0x8020 0000 03 <index into the kvm_riscv_csr struct:24> (32bit Host) 0x8030 0000 03 <index into the kvm_riscv_csr struct:24> (64bit Host)
```

#### Following are the RISC-V csr registers:

Encoding	Register	Description
0x80x0 0000 0300 0000	sstatus	Supervisor status
0x80x0 0000 0300 0001	sie	Supervisor interrupt enable
0x80x0 0000 0300 0002	stvec	Supervisor trap vector base
0x80x0 0000 0300 0003	sscratch	Supervisor scratch register
0x80x0 0000 0300 0004	sepc	Supervisor exception program counter
0x80x0 0000 0300 0005	scause	Supervisor trap cause
0x80x0 0000 0300 0006	stval	Supervisor bad address or instruction
0x80x0 0000 0300 0007	sip	Supervisor interrupt pending
0x80x0 0000 0300 0008	satp	Supervisor address translation and protection

RISC-V timer registers represent the timer state of a Guest VCPU and it has the following id bit patterns:

```
0x8030 0000 04 <index into the kvm_riscv_timer struct:24>
```

## Following are the RISC-V timer registers:

Encoding	Register	Description
0x8030 0000 0400 0000	frequency	Time base frequency (read-only)
0x8030 0000 0400 0001	time	Time value visible to Guest
0x8030 0000 0400 0002	compare	Time compare programmed by Guest
0x8030 0000 0400 0003	state	Time compare state $(1 = ON \text{ or } 0 = OFF)$

RISC-V F-extension registers represent the single precision floating point state of a Guest VCPU and it has the following id bit patterns:

```
0x8020 0000 05 <index into the \_riscv_f_ext_state struct:24>
```

## Following are the RISC-V F-extension registers:

Encoding	Register	Description
0x8020 0000 0500 0000	f[0]	Floating point register 0

Encoding	Register	Description
0x8020 0000 0500 001f	f[31]	Floating point register 31
0x8020 0000 0500 0020	fcsr	Floating point control and status register

RISC-V D-extension registers represent the double precision floating point state of a Guest VCPU and it has the following id bit patterns:

```
0x8020 0000 06 <index into the \_riscv_d_ext_state struct:24> (fcsr) 0x8030 0000 06 <index into the \_riscv_d_ext_state struct:24> (non-fcsr)
```

Following are the RISC-V D-extension registers:

Encoding	Register	Description
0x8030 0000 0600 0000	f[0]	Floating point register 0
0x8030 0000 0600 001f	f[31]	Floating point register 31
0x8020 0000 0600 0020	fcsr	Floating point control and status register

## 4.69 KVM\_GET\_ONE\_REG

Capability: KVM CAP ONE REG

Architectures: all vcpu ioctl

**Parameters:** struct kvm\_one\_reg (in and out) **Returns:** 0 on success, negative value on failure

Errors include:

ENOENT	no such register
EINVAL	invalid register ID, or no such register or used with VMs in protected virtualization mode on s390
EPERM	(arm64) register access not allowed before vcpu finalization

(These error codes are indicative only: do not rely on a specific error code being returned in a specific situation.)

This ioctl allows to receive the value of a single register implemented in a vcpu. The register to read is indicated by the "id" field of the kvm one reg struct passed in. On success, the register value can be found at the memory location pointed to by "addr".

The list of registers accessible using this interface is identical to the list in 4.68.

#### 4.70 KVM KVMCLOCK CTRL

Capability: KVM\_CAP\_KVMCLOCK\_CTRL

**Architectures:** Any that implement pvclocks (currently x86 only)

Type: vcpu ioctl Parameters: None

**Returns:** 0 on success, -1 on error

This ioctl sets a flag accessible to the guest indicating that the specified vCPU has been paused by the host userspace.

The host will set a flag in the pvclock structure that is checked from the soft lockup watchdog. The flag is part of the pvclock structure that is shared between guest and host, specifically the second bit of the flags field of the pvclock\_vcpu\_time\_info structure. It will be set exclusively by the host and read/cleared exclusively by the guest. The guest operation of checking and clearing the flag must be an atomic operation so load-link/store-conditional, or equivalent must be used. There are two cases where the guest will clear the flag; when the soft lockup watchdog timer resets itself or when a soft lockup is detected. This ioctl can be called any time after pausing the vcpu, but before it is resumed.

#### 4.71 KVM\_SIGNAL\_MSI

Capability: KVM\_CAP\_SIGNAL\_MSI

Architectures: x86 arm64 Type: vm ioctl

Parameters: struct kvm msi (in)

**Returns:** >0 on delivery, 0 if guest blocked the MSI, and -1 on error

Directly inject a MSI message. Only valid with in-kernel irqchip that handles MSI messages.

```
struct kvm_msi {
    __u32 address_lo;
    __u32 address_hi;
    __u32 data;
    _u32 flags;
```

```
__u32 devid;
__u8 pad[12];
};
```

#### flags:

KVM\_MSI\_VALID\_DEVID: devid contains a valid value. The per-VM KVM\_CAP\_MSI\_DEVID capability advertises the requirement to provide the device ID. If this capability is not available, userspace should never set the KVM MSI\_VALID\_DEVID flag as the ioctl might fail.

If KVM\_MSI\_VALID\_DEVID is set, devid contains a unique device identifier for the device that wrote the MSI message. For PCI, this is usually a BFD identifier in the lower 16 bits.

On x86, address\_hi is ignored unless the KVM\_X2APIC\_API\_USE\_32BIT\_IDS feature of KVM\_CAP\_X2APIC\_API capability is enabled. If it is enabled, address\_hi bits 31-8 provide bits 31-8 of the destination id. Bits 7-0 of address\_hi must be zero.

## 4.71 KVM CREATE PIT2

Capability: KVM CAP PIT2

**Architectures:** x86 **Type:** vm ioctl

**Parameters:** struct kvm\_pit\_config (in) **Returns:** 0 on success, -1 on error

Creates an in-kernel device model for the i8254 PIT. This call is only valid after enabling in-kernel irqchip support via KVM CREATE IRQCHIP. The following parameters have to be passed:

```
struct kvm_pit_config {
    __u32 flags;
    __u32 pad[15];
};
```

#### Valid flags are:

```
#define KVM PIT SPEAKER DUMMY 1 /* emulate speaker port stub */
```

PIT timer interrupts may use a per-VM kernel thread for injection. If it exists, this thread will have a name of the following pattern:

```
kvm-pit/<owner-process-pid>
```

When running a guest with elevated priorities, the scheduling parameters of this thread may have to be adjusted accordingly. This IOCTL replaces the obsolete KVM CREATE PIT.

## 4.72 KVM GET\_PIT2

Capability: KVM\_CAP\_PIT\_STATE2

Architectures: x86 Type: vm ioctl

Parameters:struct kvm\_pit\_state2 (out)Returns:0 on success, -1 on error

Retrieves the state of the in-kernel PIT model. Only valid after KVM\_CREATE\_PIT2. The state is returned in the following structure:

```
struct kvm_pit_state2 {
    struct kvm_pit_channel_state channels[3];
    __u32 flags;
    __u32 reserved[9];
};
```

## Valid flags are:

```
/* disable PIT in HPET legacy mode */
#define KVM PIT FLAGS HPET LEGACY 0x00000001
```

This IOCTL replaces the obsolete KVM\_GET\_PIT.

#### 4.73 KVM SET PIT2

Capability: KVM CAP PIT STATE2

Architectures: x86

Type: vm ioctl

**Parameters:** struct kvm\_pit\_state2 (in) **Returns:** 0 on success, -1 on error

Sets the state of the in-kernel PIT model. Only valid after KVM\_CREATE\_PIT2. See KVM\_GET\_PIT2 for details on struct kvm pit state2.

This IOCTL replaces the obsolete KVM SET PIT.

#### 4.74 KVM PPC GET SMMU INFO

Capability: KVM CAP PPC GET SMMU INFO

Architectures: powerpc
Type: vm ioctl
Parameters: None

**Returns:** 0 on success, -1 on error

This populates and returns a structure describing the features of the "Server" class MMU emulation supported by KVM. This can in turn be used by userspace to generate the appropriate device-tree properties for the guest operating system.

The structure contains some global information, followed by an array of supported segment page sizes:

```
struct kvm_ppc_smmu_info {
    __u64 flags;
    __u32 slb_size;
    __u32 pad;
    struct kvm_ppc_one_seg_page_size sps[KVM_PPC_PAGE_SIZES_MAX_SZ];
};
```

The supported flags are:

• KVM PPC PAGE SIZES REAL:

When that flag is set, guest page sizes must "fit" the backing store page sizes. When not set, any page size in the list can be used regardless of how they are backed by userspace.

• KVM PPC 1T SEGMENTS

The emulated MMU supports 1T segments in addition to the standard 256M ones.

KVM PPC NO HASH

This flag indicates that HPT guests are not supported by KVM, thus all guests must use radix MMU mode.

The "slb\_size" field indicates how many SLB entries are supported

The "sps" array contains 8 entries indicating the supported base page sizes for a segment in increasing order. Each entry is defined as follow:

An entry with a "page\_shiff" of 0 is unused. Because the array is organized in increasing order, a lookup can stop when encoutering such an entry.

The "slb\_enc" field provides the encoding to use in the SLB for the page size. The bits are in positions such as the value can directly be OR'ed into the "vsid" argument of the slbmte instruction.

The "enc" array is a list which for each of those segment base page size provides the list of supported actual page sizes (which can be only larger or equal to the base page size), along with the corresponding encoding in the hash PTE. Similarly, the array is 8 entries sorted by increasing sizes and an entry with a "0" shift is an empty entry and a terminator:

The "pte\_enc" field provides a value that can OR'ed into the hash PTE's RPN field (ie, it needs to be shifted left by 12 to OR it into the hash PTE second double word).

#### 4.75 KVM IRQFD

Capability: KVM\_CAP\_IRQFD
Architectures: x86 s390 arm64
Type: vm ioctl

**Parameters:** struct kvm\_irqfd (in) **Returns:** 0 on success, -1 on error

Allows setting an eventfd to directly trigger a guest interrupt. kvm\_irqfd.fd specifies the file descriptor to use as the eventfd and kvm\_irqfd.gsi specifies the irqchip pin toggled by this event. When an event is triggered on the eventfd, an interrupt is injected into the guest using the specified gsi pin. The irqfd is removed using the KVM\_IRQFD\_FLAG\_DEASSIGN flag, specifying both kvm\_irqfd.gsi.

With KVM\_CAP\_IRQFD\_RESAMPLE, KVM\_IRQFD supports a de-assert and notify mechanism allowing emulation of level-triggered, irqfd-based interrupts. When KVM\_IRQFD\_FLAG\_RESAMPLE is set the user must pass an additional eventfd in the kvm\_irqfd.resamplefd field. When operating in resample mode, posting of an interrupt through kvm\_irq.fd asserts the specified gsi in the irqchip. When the irqchip is resampled, such as from an EOI, the gsi is de-asserted and the user is notified via kvm\_irqfd.resamplefd. It is the user's responsibility to re-queue the interrupt if the device making use of it still requires service. Note that closing the resamplefd is not sufficient to disable the irqfd. The KVM\_IRQFD\_FLAG\_RESAMPLE is only necessary on assignment and need not be specified with KVM\_IRQFD\_FLAG\_DEASSIGN.

On arm64, gsi routing being supported, the following can happen:

- in case no routing entry is associated to this gsi, injection fails
- in case the gsi is associated to an irqchip routing entry, irqchip.pin + 32 corresponds to the injected SPI ID.
- in case the gsi is associated to an MSI routing entry, the MSI message and device ID are translated into an LPI (support restricted to GICv3 ITS in-kernel emulation).

## 4.76 KVM\_PPC\_ALLOCATE\_HTAB

Capability: KVM\_CAP\_PPC\_ALLOC\_HTAB

**Architectures:** powerpc **Type:** vm ioctl

**Parameters:** Pointer to u32 containing hash table order (in/out)

**Returns:** 0 on success, -1 on error

This requests the host kernel to allocate an MMU hash table for a guest using the PAPR paravirtualization interface. This only does anything if the kernel is configured to use the Book 3S HV style of virtualization. Otherwise the capability doesn't exist and the ioctl returns an ENOTTY error. The rest of this description assumes Book 3S HV.

There must be no vcpus running when this ioctl is called; if there are, it will do nothing and return an EBUSY error.

The parameter is a pointer to a 32-bit unsigned integer variable containing the order (log base 2) of the desired size of the hash table, which must be between 18 and 46. On successful return from the ioctl, the value will not be changed by the kernel.

If no hash table has been allocated when any vcpu is asked to run (with the KVM\_RUN ioctl), the host kernel will allocate a default-sized hash table (16 MB).

If this ioctl is called when a hash table has already been allocated, with a different order from the existing hash table, the existing hash table will be freed and a new one allocated. If this is ioctl is called when a hash table has already been allocated of the same order as specified, the kernel will clear out the existing hash table (zero all HPTEs). In either case, if the guest is using the virtualized real-mode area (VRMA) facility, the kernel will re-create the VMRA HPTEs on the next KVM RUN of any vcpu.

#### 4.77 KVM S390 INTERRUPT

**Capability:** basic **Architectures:** s390

Type: vm ioctl, vcpu ioctl

**Parameters:** struct kvm\_s390\_interrupt (in) **Returns:** 0 on success, -1 on error

Allows to inject an interrupt to the guest. Interrupts can be floating (vm ioctl) or per cpu (vcpu ioctl), depending on the interrupt type.

Interrupt parameters are passed via kvm\_s390\_interrupt:

```
struct kvm_s390_interrupt {
    __u32 type;
    __u32 parm;
    __u64 parm64;
}:
```

type can be one of the following:

KVM S390 SIGP STOP (vcpu)

• sigp stop; optional flags in parm

KVM S390 PROGRAM\_INT (vcpu)

• program check; code in parm

KVM S390 SIGP SET PREFIX (vcpu)

• sigp set prefix; prefix address in parm

KVM S390 RESTART (vcpu)

restart

 $KVM\_S390\_INT\_CLOCK\_COMP~(vcpu)$ 

clock comparator interrupt

KVM\_S390\_INT\_CPU\_TIMER (vcpu)

• CPU timer interrupt

KVM\_S390\_INT\_VIRTIO (vm)

• virtio external interrupt; external interrupt parameters in parm and parm64

KVM S390 INT SERVICE (vm)

• sclp external interrupt; sclp parameter in parm

KVM S390 INT EMERGENCY (vcpu)

• sigp emergency; source cpu in parm

KVM S390 INT EXTERNAL CALL (vcpu)

• sigp external call; source cpu in parm

KVM S390 INT IO(ai,cssid,ssid,schid) (vm)

• compound value to indicate an I/O interrupt (ai - adapter interrupt; cssid,ssid,schid - subchannel); I/O interruption parameters in parm (subchannel) and parm64 (intparm, interruption subclass)

KVM S390 MCHK (vm, vcpu)

• machine check interrupt; cr 14 bits in parm, machine check interrupt code in parm64 (note that machine checks needing further payload are not supported by this ioctl)

This is an asynchronous vcpu ioctl and can be invoked from any thread.

## 4.78 KVM\_PPC\_GET\_HTAB\_FD

Capability: KVM\_CAP\_PPC\_HTAB\_FD

**Architectures:** powerpc **Type:** vm ioctl

Parameters: Pointer to struct kvm\_get\_htab\_fd (in)

**Returns:** file descriptor number ( $\geq 0$ ) on success, -1 on error

This returns a file descriptor that can be used either to read out the entries in the guest's hashed page table (HPT), or to write entries to initialize the HPT. The returned fid can only be written to if the KVM\_GET\_HTAB\_WRITE bit is set in the flags field of the argument, and can only be read if that bit is clear. The argument struct looks like this:

The 'start index' field gives the index in the HPT of the entry at which to start reading. It is ignored when writing,

Reads on the fid will initially supply information about all "interesting" HPT entries. Interesting entries are those with the bolted bit set, if the KVM\_GET\_HTAB\_BOLTED\_ONLY bit is set, otherwise all entries. When the end of the HPT is reached, the read() will return. If read() is called again on the fid, it will start again from the beginning of the HPT, but will only return HPT entries that have changed since they were last read.

Data read or written is structured as a header (8 bytes) followed by a series of valid HPT entries (16 bytes) each. The header indicates how many valid HPT entries there are and how many invalid entries follow the valid entries. The invalid entries are not represented explicitly in the stream. The header format is:

```
struct kvm_get_htab_header {
    __u32          index;
    __u16          n_valid;
    __u16          n_invalid;
};
```

Writes to the fid create HPT entries starting at the index given in the header; first 'n\_valid' valid entries with contents from the data written, then 'n invalid' invalid entries, invalidating any previously valid entries found.

# 4.79 KVM CREATE DEVICE

Capability: KVM CAP DEVICE CTRL

Type: vm ioctl

Parameters: struct kvm\_create\_device (in/out)

Returns: 0 on success, -1 on error

Errors:

<b>ENODEV</b>	The device type is unknown or unsupported
EEXIST	Device already created, and this type of device may not be instantiated multiple times

Other error conditions may be defined by individual device types or have their standard meanings.

Creates an emulated device in the kernel. The file descriptor returned in fd can be used with KVM SET/GET/HAS DEVICE ATTR.

If the KVM\_CREATE\_DEVICE\_TEST flag is set, only test whether the device type is supported (not necessarily whether it can be created in the current vm).

Individual devices should not define flags. Attributes should be used for specifying any behavior that is not implied by the device type number.

```
struct kvm_create_device {
    __u32    type;    /* in: KVM_DEV_TYPE_xxx */
    __u32    fd;    /* out: device handle */
    __u32    flags;    /* in: KVM_CREATE_DEVICE_xxx */
};
```

## 4.80 KVM SET DEVICE ATTR/KVM GET DEVICE ATTR

Capability: KVM CAP DEVICE CTRL, KVM CAP VM ATTRIBUTES for vm device,

KVM\_CAP\_VCPU\_ATTRIBUTES for vcpu device KVM\_CAP\_SYS\_ATTRIBUTES for system

(/dev/kvm) device (no set)

**Type:** device ioctl, vm ioctl, vcpu ioctl

**Parameters:** struct kvm\_device\_attr **Returns:** 0 on success, -1 on error

Errors:

ENXIO	The group or attribute is unknown/unsupported for this device or hardware support is missing.
EPERM	The attribute cannot (currently) be accessed this way (e.g. read-only attribute, or attribute that only makes
	sense when the device is in a different state)

Other error conditions may be defined by individual device types.

Gets/sets a specified piece of device configuration and/or state. The semantics are device-specific. See individual device documentation in the "devices" directory. As with ONE REG, the size of the data transferred is defined by the particular attribute.

#### 4.81 KVM HAS DEVICE ATTR

Capability: KVM\_CAP\_DEVICE\_CTRL, KVM\_CAP\_VM\_ATTRIBUTES for vm device,

KVM CAP VCPU ATTRIBUTES for vcpu device KVM CAP SYS ATTRIBUTES for system

(/dev/kvm) device

**Type:** device ioctl, vm ioctl, vcpu ioctl

**Parameters:** struct kvm\_device\_attr **Returns:** 0 on success, -1 on error

Errors:

ENXIO The group or attribute is unknown/unsupported for this device or hardware support is missing.

Tests whether a device supports a particular attribute. A successful return indicates the attribute is implemented. It does not necessarily indicate that the attribute can be read or written in the device's current state. "addr" is ignored.

## 4.82 KVM\_ARM\_VCPU\_INIT

Capability: basic
Architectures: arm64
Type: vcpu ioctl

**Parameters:** struct kvm\_vcpu\_init (in) **Returns:** 0 on success; -1 on error

Errors:

EINVAL	the target is unknown, or the combination of features is invalid.
ENOENT	a features bit specified is unknown.

This tells KVM what type of CPU to present to the guest, and what optional features it should have. This will cause a reset of the cpu registers to their initial values. If this is not called, KVM RUN will return ENOEXEC for that vcpu.

The initial values are defined as:

Processor state:

- o AArch64: EL1h, D, A, I and F bits set. All other bits are cleared.
- o AArch32: SVC, A, I and F bits set. All other bits are cleared.
- General Purpose registers, including PC and SP: set to 0
- FPSIMD/NEON registers: set to 0
- SVE registers: set to 0
- System registers: Reset to their architecturally defined values as for a warm reset to EL1 (resp. SVC)

Note that because some registers reflect machine topology, all vcpus should be created before this ioctl is invoked.

Userspace can call this function multiple times for a given vcpu, including after the vcpu has been run. This will reset the vcpu to its initial state. All calls to this function after the initial call must use the same target and same set of feature flags, otherwise EINVAL will be returned.

#### Possible features:

- KVM\_ARM\_VCPU\_POWER\_OFF: Starts the CPU in a power-off state. Depends on KVM\_CAP\_ARM\_PSCI. If not set, the CPU will be powered on and execute guest code when KVM\_RUN is called.
- KVM\_ARM\_VCPU\_EL1\_32BIT: Starts the CPU in a 32bit mode. Depends on KVM\_CAP\_ARM\_EL1\_32BIT (arm64 only).
- KVM\_ARM\_VCPU\_PSCI\_0\_2: Emulate PSCI v0.2 (or a future revision backward compatible with v0.2) for the CPU. Depends on KVM\_CAP\_ARM\_PSCI\_0\_2.
- KVM\_ARM\_VCPU\_PMU\_V3: Emulate PMUv3 for the CPU. Depends on KVM\_CAP\_ARM\_PMU\_V3.
- KVM\_ARM\_VCPU\_PTRAUTH\_ADDRESS: Enables Address Pointer authentication for arm64 only. Depends
  on KVM\_CAP\_ARM\_PTRAUTH\_ADDRESS. If KVM\_CAP\_ARM\_PTRAUTH\_ADDRESS and
  KVM\_CAP\_ARM\_PTRAUTH\_GENERIC are both present, then both
  KVM\_ARM\_VCPU\_PTRAUTH\_ADDRESS and KVM\_ARM\_VCPU\_PTRAUTH\_GENERIC must be
  requested or neither must be requested.
- KVM\_ARM\_VCPU\_PTRAUTH\_GENERIC: Enables Generic Pointer authentication for arm64 only. Depends on
  KVM\_CAP\_ARM\_PTRAUTH\_GENERIC. If KVM\_CAP\_ARM\_PTRAUTH\_ADDRESS and
  KVM\_CAP\_ARM\_PTRAUTH\_GENERIC are both present, then both
  KVM\_ARM\_VCPU\_PTRAUTH\_ADDRESS and KVM\_ARM\_VCPU\_PTRAUTH\_GENERIC must be
  requested or neither must be requested.
- KVM\_ARM\_VCPU\_SVE: Enables SVE for the CPU (arm64 only). Depends on KVM\_CAP\_ARM\_SVE. Requires KVM\_ARM\_VCPU\_FINALIZE(KVM\_ARM\_VCPU\_SVE):
  - After KVM ARM VCPU INIT:
    - KVM\_REG\_ARM64\_SVE\_VLS may be read using KVM\_GET\_ONE\_REG: the initial value of this pseudo-register indicates the best set of vector lengths possible for a vcpu on this host.
  - Before KVM\_ARM\_VCPU\_FINALIZE(KVM\_ARM\_VCPU\_SVE):
    - KVM\_RUN and KVM\_GET\_REG\_LIST are not available;
    - KVM\_GET\_ONE\_REG and KVM\_SET\_ONE\_REG cannot be used to access the scalable archietctural SVE registers
       KVM\_REG\_ARM64\_SVE\_ZREG(), KVM\_REG\_ARM64\_SVE\_PREG() or KVM\_REG\_ARM64\_SVE\_FFR;
    - KVM\_REG\_ARM64\_SVE\_VLS may optionally be written using KVM\_SET\_ONE\_REG, to modify the set of vector lengths available for the vcpu.
  - $\circ \ \ After \ KVM\_ARM\_VCPU\_FINALIZE (KVM\_ARM\_VCPU\_SVE):$ 
    - the KVM\_REG\_ARM64\_SVE\_VLS pseudo-register is immutable, and can no longer be written using KVM\_SET\_ONE\_REG.

#### 4.83 KVM ARM PREFERRED TARGET

Capability:basicArchitectures:arm64Type:vm ioctl

**Parameters:** struct kvm\_vcpu\_init (out) **Returns:** 0 on success; -1 on error

Errors:

```
ENODEV no preferred target available for the host
```

This queries KVM for preferred CPU target type which can be emulated by KVM on underlying host.

The ioctl returns struct kvm\_vcpu\_init instance containing information about preferred CPU target type and recommended features for it. The kvm\_vcpu\_init->features bitmap returned will have feature bits set if the preferred target recommends setting these features, but this is not mandatory.

The information returned by this ioctl can be used to prepare an instance of struct kvm\_vcpu\_init for KVM\_ARM\_VCPU\_INIT ioctl which will result in VCPU matching underlying host.

### 4.84 KVM GET REG LIST

Capability:basicArchitectures:arm64, mipsType:vcpu ioctl

Parameters: struct kvm\_reg\_list (in/out)
Returns: 0 on success; -1 on error

Errors:

E2BIG the reg index list is too big to fit in the array specified by the user (the number required will be written into n).

```
struct kvm_reg_list {
    __u64 n; /* number of registers in reg[] */
    __u64 reg[0];
};
```

This ioctl returns the guest registers that are supported for the KVM GET ONE REG/KVM SET ONE REG calls.

### 4.85 KVM ARM SET DEVICE ADDR (deprecated)

Capability: KVM\_CAP\_ARM\_SET\_DEVICE\_ADDR

Architectures: arm64 Type: vm ioctl

Parameters: struct kvm arm device address (in)

**Returns:** 0 on success, -1 on error

Errors:

ENODEV	The device id is unknown	
ENXIO	Device not supported on current system	
EEXIST	Address already set	
E2BIG	Address outside guest physical address space	
EBUSY	Address overlaps with other device range	

```
struct kvm_arm_device_addr {
    __u64 id;
    __u64 addr;
};
```

Specify a device address in the guest's physical address space where guests can access emulated or directly exposed devices, which the host kernel needs to know about. The id field is an architecture specific identifier for a specific device.

arm64 divides the id field into two parts, a device id and an address type id specific to the individual device:

```
bits: | 63 ... 32 | 31 ... 16 | 15 ... 0 | field: | 0x00000000 | device id | addr type id |
```

arm64 currently only require this when using the in-kernel GIC support for the hardware VGIC features, using KVM\_ARM\_DEVICE\_VGIC\_V2 as the device id. When setting the base address for the guest's mapping of the VGIC virtual CPU and distributor interface, the ioctl must be called after calling KVM\_CREATE\_IRQCHIP, but before calling KVM\_RUN on any of the VCPUs. Calling this ioctl twice for any of the base addresses will return -EEXIST.

Note, this IOCTL is deprecated and the more flexible SET/GET DEVICE ATTR API should be used instead.

#### 4.86 KVM PPC RTAS DEFINE TOKEN

Capability: KVM CAP PPC RTAS

**Architectures:** ppc **Type:** vm ioctl

**Parameters:** struct kvm rtas token args

**Returns:** 0 on success, -1 on error

Defines a token value for a RTAS (Run Time Abstraction Services) service in order to allow it to be handled in the kernel. The argument struct gives the name of the service, which must be the name of a service that has a kernel-side implementation. If the token value is non-zero, it will be associated with that service, and subsequent RTAS calls by the guest specifying that token will be handled by the kernel. If the token value is 0, then any token associated with the service will be forgotten, and subsequent RTAS calls by the guest for that service will be passed to userspace to be handled.

## 4.87 KVM\_SET\_GUEST\_DEBUG

Capability: KVM CAP SET GUEST DEBUG

**Architectures:** x86, s390, ppc, arm64

Type: vcpu ioctl

**Parameters:** struct kvm\_guest\_debug (in) **Returns:** 0 on success; -1 on error

```
struct kvm_guest_debug {
    __u32 control;
    __u32 pad;
    struct kvm_guest_debug_arch arch;
};
```

Set up the processor specific debug registers and configure vcpu for handling guest debug events. There are two parts to the structure, the first a control bitfield indicates the type of debug events to handle when running. Common control bits are:

- KVM\_GUESTDBG\_ENABLE: guest debugging is enabled
- KVM\_GUESTDBG\_SINGLESTEP: the next run should single-step

The top 16 bits of the control field are architecture specific control flags which can include the following:

- KVM\_GUESTDBG\_USE\_SW\_BP: using software breakpoints [x86, arm64]
- KVM\_GUESTDBG\_USE\_HW\_BP: using hardware breakpoints [x86, s390]
- KVM\_GUESTDBG\_USE\_HW: using hardware debug events [arm64]
- KVM GUESTDBG INJECT DB: inject DB type exception [x86]
- KVM GUESTDBG INJECT BP: inject BP type exception [x86]
- KVM\_GUESTDBG\_EXIT\_PENDING: trigger an immediate guest exit [s390]
- KVM\_GUESTDBG\_BLOCKIRQ: avoid injecting interrupts/NMI/SMI [x86]

For example KVM\_GUESTDBG\_USE\_SW\_BP indicates that software breakpoints are enabled in memory so we need to ensure breakpoint exceptions are correctly trapped and the KVM run loop exits at the breakpoint and not running off into the normal guest vector. For KVM\_GUESTDBG\_USE\_HW\_BP we need to ensure the guest vCPUs architecture specific registers are updated to the correct (supplied) values.

The second part of the structure is architecture specific and typically contains a set of debug registers.

For arm64 the number of debug registers is implementation defined and can be determined by querying the KVM\_CAP\_GUEST\_DEBUG\_HW\_BPS and KVM\_CAP\_GUEST\_DEBUG\_HW\_WPS capabilities which return a positive number indicating the number of supported registers.

For ppc, the KVM\_CAP\_PPC\_GUEST\_DEBUG\_SSTEP capability indicates whether the single-step debug event (KVM\_GUESTDBG\_SINGLESTEP) is supported.

Also when supported, KVM\_CAP\_SET\_GUEST\_DEBUG2 capability indicates the supported KVM\_GUESTDBG\_\* bits in the control field.

When debug events exit the main run loop with the reason KVM\_EXIT\_DEBUG with the kvm\_debug\_exit\_arch part of the kvm\_run structure containing architecture specific debug information.

#### 4.88 KVM GET EMULATED CPUID

```
Capability: KVM_CAP_EXT_EMUL_CPUID
```

Architectures: x86

Type: system ioctl

Parameters:struct kvm\_cpuid2 (in/out)Returns:0 on success, -1 on error

```
struct kvm_cpuid2 {
    __u32 nent;
    __u32 flags;
    struct kvm_cpuid_entry2 entries[0];
};
```

The member 'flags' is used for passing flags from userspace.

```
#define KVM CPUID FLAG SIGNIFCANT INDEX
                                                       BIT (0)
#define KVM CPUID FLAG STATEFUL FUNC
                                             BIT(1) /* deprecated */
                                                       BIT(2) /* deprecated */
#define KVM CPUID FLAG STATE READ NEXT
struct kvm_cpuid_entry2 {
      __u32 function;
      __u32 index;
       u32 flags;
       _u32 eax;
       u32 ebx;
       u32 ecx;
       u32 edx;
       u32 padding[3];
};
```

This ioctl returns x86 cpuid features which are emulated by kvm. Userspace can use the information returned by this ioctl to query which features are emulated by kvm instead of being present natively.

Userspace invokes KVM\_GET\_EMULATED\_CPUID by passing a kvm\_cpuid2 structure with the 'nent' field indicating the number of entries in the variable-size array 'entries'. If the number of entries is too low to describe the cpu capabilities, an error (E2BIG) is returned. If the number is too high, the 'nent' field is adjusted and an error (ENOMEM) is returned. If the number is just right, the 'nent' field is adjusted to the number of valid entries in the 'entries' array, which is then filled.

The entries returned are the set CPUID bits of the respective features which kvm emulates, as returned by the CPUID instruction, with unknown or unsupported feature bits cleared.

Features like x2apic, for example, may not be present in the host cpu but are exposed by kvm in KVM GET SUPPORTED CPUID because they can be emulated efficiently and thus not included here.

The fields in each entry are defined as follows:

function:

the eax value used to obtain the entry

index:

the ecx value used to obtain the entry (for entries that are affected by ecx)

flags:

an OR of zero or more of the following:

```
KVM_CPUID_FLAG_SIGNIFCANT_INDEX: if the index field is valid
```

eax, ebx, ecx, edx:

the values returned by the cpuid instruction for this function/index combination

#### 4.89 KVM S390 MEM OP

Capability: KVM CAP S390 MEM OP, KVM CAP S390 PROTECTED,

KVM\_CAP\_S390\_MEM\_OP\_EXTENSION

**Architectures:** s390

Type: vm ioctl, vcpu ioctl

Parameters: struct kvm\_s390\_mem\_op (in)

**Returns:** = 0 on success, < 0 on generic error (e.g. -EFAULT or -ENOMEM), > 0 if an exception occurred while

walking the page tables

Read or write data from/to the VM's memory. The KVM\_CAP\_S390\_MEM\_OP\_EXTENSION capability specifies what functionality is supported.

Parameters are specified via the following structure:

```
struct kvm s390 mem op {
                             /* the guest address */
     __u64 gaddr;
       u64 flags;
                             /* flags */
                            /* amount of bytes */
       u32 size;
     __u32 op;
                            /* type of operation */
                             /* buffer in userspace */
       u64 buf;
     union {
             struct {
                     __u8 ar;
                                    /st the access register number st/
                     __u8 key;
                                    /* access key, ignored if flag unset */
             __u32 sida_offset; /* offset into the sida */
             _u8 reserved[32]; /* ignored */
     };
```

The start address of the memory region has to be specified in the "gaddr" field, and the length of the region in the "size" field (which must not be 0). The maximum value for "size" can be obtained by checking the KVM\_CAP\_S390\_MEM\_OP capability. "buf" is the buffer supplied by the userspace application where the read data should be written to for a read access, or where the data that should be written is stored for a write access. The "reserved" field is meant for future extensions. Reserved and unused values are ignored. Future extension that add members must introduce new flags.

The type of operation is specified in the "op" field. Flags modifying their behavior can be set in the "flags" field. Undefined flag bits must be set to 0.

#### Possible operations are:

- KVM\_S390\_MEMOP\_LOGICAL\_READ
- KVM\_S390\_MEMOP\_LOGICAL\_WRITE
- KVM S390 MEMOP ABSOLUTE READ
- KVM S390 MEMOP ABSOLUTE WRITE
- KVM S390 MEMOP SIDA READ
- KVM S390 MEMOP SIDA WRITE

#### Logical read/write:

Access logical memory, i.e. translate the given guest address to an absolute address given the state of the VCPU and use the absolute address as target of the access. "ar" designates the access register number to be used; the valid range is 0..15. Logical accesses are permitted for the VCPU ioctl only. Logical accesses are permitted for non-protected guests only.

### Supported flags:

- KVM S390 MEMOP F CHECK ONLY
- KVM S390 MEMOP F INJECT EXCEPTION
- KVM S390 MEMOP F SKEY PROTECTION

The KVM\_S390\_MEMOP\_F\_CHECK\_ONLY flag can be set to check whether the corresponding memory access would cause an access exception; however, no actual access to the data in memory at the destination is performed. In this case, "buf" is unused and can be NULL.

In case an access exception occurred during the access (or would occur in case of KVM\_S390\_MEMOP\_F\_CHECK\_ONLY), the ioctl returns a positive error number indicating the type of exception. This exception is also raised directly at the corresponding VCPU if the flag KVM\_S390\_MEMOP\_F\_INJECT\_EXCEPTION is set.

If the KVM\_S390\_MEMOP\_F\_SKEY\_PROTECTION flag is set, storage key protection is also in effect and may cause exceptions if accesses are prohibited given the access key designated by "key"; the valid range is 0..15. KVM\_S390\_MEMOP\_F\_SKEY\_PROTECTION is available if KVM\_CAP\_S390\_MEM\_OP\_EXTENSION is > 0.

#### Absolute read/write:

Access absolute memory. This operation is intended to be used with the KVM\_S390\_MEMOP\_F\_SKEY\_PROTECTION flag, to allow accessing memory and performing the checks required for storage key protection as one operation (as opposed to user space getting the storage keys, performing the checks, and accessing memory thereafter, which could lead to a delay between check and access). Absolute accesses are permitted for the VM ioctl if KVM\_CAP\_S390\_MEM\_OP\_EXTENSION is > 0. Currently absolute accesses are not permitted for VCPU ioctls. Absolute accesses are permitted for non-protected guests only.

#### Supported flags:

- KVM S390 MEMOP F CHECK ONLY
- KVM S390 MEMOP F SKEY PROTECTION

The semantics of the flags are as for logical accesses.

#### SIDA read/write:

Access the secure instruction data area which contains memory operands necessary for instruction emulation for protected guests. SIDA accesses are available if the KVM\_CAP\_S390\_PROTECTED capability is available. SIDA accesses are permitted for the VCPU ioctl only. SIDA accesses are permitted for protected guests only.

No flags are supported.

# 4.90 KVM\_S390\_GET\_SKEYS

Capability: KVM CAP S390 SKEYS

**Architectures:** s390 **Type:** vm ioctl

**Parameters:** struct kvm s390 skeys

**Returns:** 0 on success, KVM\_S390\_GET\_SKEYS\_NONE if guest is not using storage keys, negative value on

error

This ioctl is used to get guest storage key values on the s390 architecture. The ioctl takes parameters via the kvm s390 skeys struct:

```
struct kvm_s390_skeys {
    __u64 start_gfn;
    __u64 count;
    __u64 skeydata_addr;
    __u32 flags;
    __u32 reserved[9];
};
```

The start gfn field is the number of the first guest frame whose storage keys you want to get.

The count field is the number of consecutive frames (starting from start\_gfn) whose storage keys to get. The count field must be at least 1 and the maximum allowed value is defined as KVM\_S390\_SKEYS\_MAX. Values outside this range will cause the ioctl to return -EINVAL.

The skeydata\_addr field is the address to a buffer large enough to hold count bytes. This buffer will be filled with storage key data by the ioctl.

### 4.91 KVM\_S390\_SET\_SKEYS

Capability: KVM CAP S390 SKEYS

**Architectures:** s390 **Type:** vm ioctl

**Parameters:** struct kvm\_s390\_skeys

**Returns:** 0 on success, negative value on error

This ioctl is used to set guest storage key values on the s390 architecture. The ioctl takes parameters via the kvm\_s390\_skeys struct. See section on KVM\_S390\_GET\_SKEYS for struct definition.

The start gfin field is the number of the first guest frame whose storage keys you want to set.

The count field is the number of consecutive frames (starting from start\_gfn) whose storage keys to get. The count field must be at least 1 and the maximum allowed value is defined as KVM\_S390\_SKEYS\_MAX. Values outside this range will cause the ioctl to return -EINVAL.

The skeydata\_addr field is the address to a buffer containing count bytes of storage keys. Each byte in the buffer will be set as the storage key for a single frame starting at start\_gfn for count frames.

Note: If any architecturally invalid key value is found in the given data then the ioctl will return -EINVAL.

### 4.92 KVM S390 IRQ

Capability: KVM\_CAP\_S390\_INJECT\_IRQ

**Architectures:** s390 **Type:** vcpu ioctl

**Parameters:** struct kvm\_s390\_irq (in) **Returns:** 0 on success, -1 on error

Errors:

	interrupt type is invalid type is KVM_S390_SIGP_STOP and flag parameter is invalid value, type is
	KVM_S390_INT_EXTERNAL_CALL and code is bigger than the maximum of VCPUs
EBUSY	type is KVM_S390_SIGP_SET_PREFIX and vcpu is not stopped, type is KVM_S390_SIGP_STOP and
	a stop irq is already pending, type is KVM_S390_INT_EXTERNAL_CALL and an external call interrupt is
	already pending

Allows to inject an interrupt to the guest.

Using struct kvm\_s390\_irq as a parameter allows to inject additional payload which is not possible via KVM\_S390\_INTERRUPT. Interrupt parameters are passed via kvm\_s390\_irq:

```
struct kvm_s390_irq {
    __u64 type;
    union {
        struct kvm_s390_io_info io;
        struct kvm_s390_ext_info ext;
        struct kvm_s390_pgm_info pgm;
        struct kvm_s390_emerg_info emerg;
        struct kvm_s390_extcall_info extcall;
        struct kvm_s390_prefix_info prefix;
        struct kvm_s390_stop_info stop;
        struct kvm_s390_mchk_info mchk;
        char reserved[64];
    } u;
};
```

type can be one of the following:

- KVM S390 SIGP STOP sigp stop; parameter in .stop
- KVM S390 PROGRAM INT program check; parameters in .pgm
- KVM S390 SIGP SET PREFIX sigp set prefix; parameters in .prefix
- KVM S390 RESTART restart; no parameters
- KVM S390 INT CLOCK COMP clock comparator interrupt; no parameters
- KVM S390 INT CPU TIMER CPU timer interrupt; no parameters
- KVM S390 INT EMERGENCY sign emergency; parameters in .emerg
- KVM S390 INT EXTERNAL CALL sign external call; parameters in .extcall
- KVM S390 MCHK machine check interrupt; parameters in .mchk

This is an asynchronous vcpu ioctl and can be invoked from any thread.

## 4.94 KVM\_S390\_GET\_IRQ\_STATE

Capability: KVM\_CAP\_S390\_IRQ\_STATE

**Architectures:** s390 **Type:** vcpu ioctl

**Parameters:** struct kvm s390 irg state (out)

**Returns:** >= number of bytes copied into buffer, -EINVAL if buffer size is 0, -ENOBUFS if buffer size is too small

to fit all pending interrupts, -EFAULT if the buffer address was invalid

This ioctl allows userspace to retrieve the complete state of all currently pending interrupts in a single buffer. Use cases include migration and introspection. The parameter structure contains the address of a userspace buffer and its length:

Userspace passes in the above struct and for each pending interrupt a struct kvm s390 irq is copied to the provided buffer.

The structure contains a flags and a reserved field for future extensions. As the kernel never checked for flags == 0 and QEMU never pre-zeroed flags and reserved, these fields can not be used in the future without breaking compatibility.

If-ENOBUFS is returned the buffer provided was too small and userspace may retry with a bigger buffer.

# 4.95 KVM\_S390\_SET\_IRQ\_STATE

Capability: KVM CAP S390 IRQ STATE

Architectures: s390 Type: vcpu ioctl

**Parameters:** struct kvm s390 irg state (in)

**Returns:** 0 on success, -EFAULT if the buffer address was invalid, -EINVAL for an invalid buffer length (see

below), -EBUSY if there were already interrupts pending, errors occurring when actually injecting the

interrupt. See KVM S390 IRQ.

This ioctl allows userspace to set the complete state of all cpu-local interrupts currently pending for the vcpu. It is intended for restoring interrupt state after a migration. The input parameter is a userspace buffer containing a struct kvm s390 irq state:

The restrictions for flags and reserved apply as well. (see KVM\_S390\_GET\_IRQ\_STATE)

The userspace memory referenced by buf contains a struct kvm\_s390\_irq for each interrupt to be injected into the guest. If one of the interrupts could not be injected for some reason the ioctl aborts.

len must be a multiple of sizeof(struct kvm\_s390\_irq). It must be > 0 and it must not exceed (max\_vcpus + 32) \* sizeof(struct kvm\_s390\_irq), which is the maximum number of possibly pending cpu-local interrupts.

#### **4.96 KVM SMI**

Capability: KVM CAP X86 SMM

Architectures: x86
Type: vcpu ioctl
Parameters: none

**Returns:** 0 on success, -1 on error

Queues an SMI on the thread's vcpu.

## 4.97 KVM\_X86\_SET\_MSR\_FILTER

Capability: KVM\_X86\_SET\_MSR\_FILTER

**Architectures:** x86 Type: vm ioctl

Parameters: struct kvm msr filter 0 on success, < 0 on error Returns:

```
struct kvm msr filter range {
                             (1 << 0)
#define KVM MSR FILTER READ
#define KVM MSR FILTER WRITE (1 << 1)
       u32 flags;
      __u32 nmsrs; /* number of msrs in bitmap */
      \_u32 base; /* MSR index the bitmap starts at */
       u8 *bitmap; /* a 1 bit allows the operations in flags, 0 denies */
};
#define KVM MSR FILTER MAX RANGES 16
struct kvm msr filter {
#define KVM MSR FILTER DEFAULT ALLOW (0 << 0)
#define KVM MSR FILTER DEFAULT DENY (1 << 0)
       u32 flags;
      struct kvm msr filter range ranges[KVM MSR FILTER MAX RANGES];
};
```

flags values for struct kvm msr filter range:

```
KVM MSR FILTER READ
```

Filter read accesses to MSRs using the given bitmap. A 0 in the bitmap indicates that a read should immediately fail, while a 1 indicates that a read for a particular MSR should be handled regardless of the default filter action.

```
KVM MSR FILTER WRITE
```

Filter write accesses to MSRs using the given bitmap. A 0 in the bitmap indicates that a write should immediately fail, while a 1 indicates that a write for a particular MSR should be handled regardless of the default filter action.

```
KVM MSR FILTER READ | KVM MSR FILTER WRITE
```

Filter both read and write accesses to MSRs using the given bitmap. A 0 in the bitmap indicates that both reads and writes should immediately fail, while a 1 indicates that reads and writes for a particular MSR are not filtered by this range.

```
flags values for struct kvm msr filter:
KVM MSR FILTER DEFAULT ALLOW
```

If no filter range matches an MSR index that is getting accessed, KVM will fall back to allowing access to the MSR.

```
KVM MSR FILTER DEFAULT DENY
```

If no filter range matches an MSR index that is getting accessed, KVM will fall back to rejecting access to the MSR. In this mode, all MSRs that should be processed by KVM need to explicitly be marked as allowed in the bitmaps.

This ioctl allows user space to define up to 16 bitmaps of MSR ranges to specify whether a certain MSR access should be explicitly filtered for or not.

If this ioctl has never been invoked, MSR accesses are not guarded and the default KVM in-kernel emulation behavior is fully preserved.

```
Calling this ioctl with an empty set of ranges (all nmsrs = 0) disables MSR filtering. In that mode,
KVM MSR FILTER DEFAULT DENY is invalid and causes an error.
```

As soon as the filtering is in place, every MSR access is processed through the filtering except for accesses to the x2APIC MSRs (from 0x800 to 0x8ff); x2APIC MSRs are always allowed, independent of the default allow setting, and their behavior depends on the X2APIC ENABLE bit of the APIC base register.

#### Warning

MSR accesses coming from nested vmentry/vmexit are not filtered. This includes both writes to individual VMCS fields and reads/writes through the MSR lists pointed to by the VMCS.

If a bit is within one of the defined ranges, read and write accesses are guarded by the bitmap's value for the MSR index if the kind of access is included in the struct kvm msr filter range flags. If no range cover this particular access, the behavior is determined by the flags field in the kvm msr filter struct: KVM MSR FILTER DEFAULT ALLOW and KVM MSR FILTER DEFAULT DENY.

Each bitmap range specifies a range of MSRs to potentially allow access on. The range goes from MSR index [base .. base+nmsrs]. The flags field indicates whether reads, writes or both reads and writes are filtered by setting a 1 bit in the bitmap for the corresponding MSR index.

If an MSR access is not permitted through the filtering, it generates a #GP inside the guest. When combined with KVM\_CAP\_X86\_USER\_SPACE\_MSR, that allows user space to deflect and potentially handle various MSR accesses into user space.

If a vCPU is in running state while this ioctl is invoked, the vCPU may experience inconsistent filtering behavior on MSR accesses.

## 4.98 KVM\_CREATE\_SPAPR\_TCE\_64

Capability: KVM\_CAP\_SPAPR\_TCE\_64

**Architectures:** powerpc **Type:** vmioctl

Parameters: struct kvm\_create\_spapr\_tce\_64 (in)

**Returns:** file descriptor for manipulating the created TCE table

This is an extension for KVM\_CAP\_SPAPR\_TCE which only supports 32bit windows, described in 4.62 KVM\_CREATE\_SPAPR\_TCE

This capability uses extended struct in ioctl interface:

```
/* for KVM_CAP_SPAPR_TCE_64 */
struct kvm_create_spapr_tce_64 {
    __u64 liobn;
    __u32 page_shift;
    __u32 flags;
    __u64 offset; /* in pages */
    __u64 size; /* in pages */
};
```

The aim of extension is to support an additional bigger DMA window with a variable page size. KVM\_CREATE\_SPAPR\_TCE\_64 receives a 64bit window size, an IOMMU page shift and a bus offset of the corresponding DMA window, @size and @offset are numbers of IOMMU pages.

@flags are not used at the moment.

The rest of functionality is identical to KVM\_CREATE\_SPAPR\_TCE.

### 4.99 KVM\_REINJECT\_CONTROL

Capability: KVM CAP REINJECT CONTROL

**Architectures:** x86 **Type:** vm ioctl

Parameters: struct kvm\_reinject\_control (in)

Returns: 0 on success, -EFAULT if struct kvm reinject control cannot be read, -ENXIO if KVM CREATE PIT

or KVM\_CREATE\_PIT2 didn't succeed earlier.

i8254 (PIT) has two modes, reinject and !reinject. The default is reinject, where KVM queues elapsed i8254 ticks and monitors completion of interrupt from vector(s) that i8254 injects. Reinject mode dequeues a tick and injects its interrupt whenever there isn't a pending interrupt from i8254. !reinject mode injects an interrupt as soon as a tick arrives.

```
struct kvm_reinject_control {
    __u8 pit_reinject;
    __u8 reserved[31];
}.
```

 $pit_reinject = 0$  (!reinject mode) is recommended, unless running an old operating system that uses the PIT for timing (e.g. Linux 2.4.x).

#### 4.100 KVM\_PPC\_CONFIGURE\_V3\_MMU

Capability: KVM\_CAP\_PPC\_RADIX\_MMU or KVM\_CAP\_PPC\_HASH\_MMU\_V3

**Architectures:** ppc ym ioctl

Parameters: struct kvm\_ppc\_mmuv3\_cfg (in)

**Returns:** 0 on success, -EFAULT if struct kvm ppc mmuv3 cfg cannot be read, -EINVAL if the configuration is

invalid

This ioctl controls whether the guest will use radix or HPT (hashed page table) translation, and sets the pointer to the process table for the guest.

```
struct kvm_ppc_mmuv3_cfg {
    __u64 flags;
    __u64 process table;
```

There are two bits that can be set in flags; KVM\_PPC\_MMUV3\_RADIX and KVM\_PPC\_MMUV3\_GTSE. KVM\_PPC\_MMUV3\_RADIX, if set, configures the guest to use radix tree translation, and if clear, to use HPT translation. KVM\_PPC\_MMUV3\_GTSE, if set and if KVM permits it, configures the guest to be able to use the global TLB and SLB invalidation instructions; if clear, the guest may not use these instructions.

The process\_table field specifies the address and size of the guest process table, which is in the guest's space. This field is formatted as the second doubleword of the partition table entry, as defined in the Power ISA V3.00, Book III section 5.7.6.1.

### 4.101 KVM\_PPC\_GET\_RMMU\_INFO

Capability: KVM\_CAP\_PPC\_RADIX\_MMU

**Architectures:** ppc **Type:** vm ioctl

Parameters: struct kvm\_ppc\_rmmu\_info (out)

**Returns:** 0 on success, -EFAULT if struct kym ppc rmmu info cannot be written, -EINVAL if no useful

information can be returned

This ioctl returns a structure containing two things: (a) a list containing supported radix tree geometries, and (b) a list that maps page sizes to put in the "AP" (actual page size) field for the tlbie (TLB invalidate entry) instruction.

The geometries[] field gives up to 8 supported geometries for the radix page table, in terms of the log base 2 of the smallest page size, and the number of bits indexed at each level of the tree, from the PTE level up to the PGD level in that order. Any unused entries will have 0 in the page\_shift field.

The ap\_encodings gives the supported page sizes and their AP field encodings, encoded with the AP value in the top 3 bits and the log base 2 of the page size in the bottom 6 bits.

#### 4.102 KVM\_PPC\_RESIZE\_HPT\_PREPARE

Capability: KVM\_CAP\_SPAPR\_RESIZE\_HPT

**Architectures:** powerpc **Type:** vm ioctl

Parameters: struct kvm\_ppc\_resize\_hpt (in)

**Returns:** 0 on successful completion, >0 if a new HPT is being prepared, the value is an estimated number of

milliseconds until preparation is complete, -EFAULT if struct kvm\_reinject\_control cannot be read, - EINVAL if the supplied shift or flags are invalid, -ENOMEM if unable to allocate the new HPT,

Used to implement the PAPR extension for runtime resizing of a guest's Hashed Page Table (HPT). Specifically this starts, stops or monitors the preparation of a new potential HPT for the guest, essentially implementing the H RESIZE HPT PREPARE hypercall.

```
struct kvm_ppc_resize_hpt {
    __u64 flags;
    __u32 shift;
    __u32 pad;
}:
```

If called with shift > 0 when there is no pending HPT for the guest, this begins preparation of a new pending HPT of size  $2^{(shift)}$  bytes. It then returns a positive integer with the estimated number of milliseconds until preparation is complete.

If called when there is a pending HPT whose size does not match that requested in the parameters, discards the existing pending HPT and creates a new one as above.

If called when there is a pending HPT of the size requested, will:

- If preparation of the pending HPT is already complete, return 0
- If preparation of the pending HPT has failed, return an error code, then discard the pending HPT.
- If preparation of the pending HPT is still in progress, return an estimated number of milliseconds until preparation is complete.

If called with shift = 0, discards any currently pending HPT and returns 0 (i.e. cancels any in-progress preparation).

flags is reserved for future expansion, currently setting any bits in flags will result in an -EINVAL.

Normally this will be called repeatedly with the same parameters until it returns <= 0. The first call will initiate preparation, subsequent ones will monitor preparation until it completes or fails.

# 4.103 KVM\_PPC\_RESIZE\_HPT\_COMMIT

KVM CAP SPAPR RESIZE HPT Capability:

**Architectures:** powerpc Type: vm ioctl

Parameters: struct kvm ppc resize hpt (in)

Returns: 0 on successful completion, -EFAULT if struct kym reinject control cannot be read, -EINVAL if the

> supplied shift or flags are invalid, -ENXIO is there is no pending HPT, or the pending HPT doesn't have the requested size, -EBUSY if the pending HPT is not fully prepared, -ENOSPC if there was a hash

collision when moving existing HPT entries to the new HPT, -EIO on other error conditions

Used to implement the PAPR extension for runtime resizing of a guest's Hashed Page Table (HPT). Specifically this requests that the guest be transferred to working with the new HPT, essentially implementing the H RESIZE HPT COMMIT hypercall.

```
struct kvm ppc resize hpt {
       u64 flags;
       u32 shift;
       u32 pad;
```

This should only be called after KVM PPC RESIZE HPT PREPARE has returned 0 with the same parameters. In other cases KVM PPC RESIZE HPT COMMIT will return an error (usually -ENXIO or -EBUSY, though others may be possible if the preparation was started, but failed).

This will have undefined effects on the guest if it has not already placed itself in a quiescent state where no vcpu will make MMU enabled memory accesses.

On succesful completion, the pending HPT will become the guest's active HPT and the previous HPT will be discarded.

On failure, the guest will still be operating on its previous HPT.

### 4.104 KVM X86 GET MCE CAP SUPPORTED

Capability: KVM CAP MCE

**Architectures:** x86 Type: system ioctl Parameters: u64 mce cap (out) **Returns:** 0 on success, -1 on error

Returns supported MCE capabilities. The u64 mce cap parameter has the same format as the MSR IA32 MCG CAP register. Supported capabilities will have the corresponding bits set.

## 4.105 KVM X86 SETUP MCE

Capability: KVM CAP MCE

**Architectures:** x86 Type: vcpu ioctl u64 mcg cap (in) **Parameters:** 

Returns: 0 on success, -EFAULT if u64 mcg cap cannot be read, -EINVAL if the requested number of banks is

invalid, -EINVAL if requested MCE capability is not supported.

Initializes MCE support for use. The u64 mcg\_cap parameter has the same format as the MSR\_IA32\_MCG\_CAP register and specifies which capabilities should be enabled. The maximum supported number of error-reporting banks can be retrieved when checking for KVM CAP MCE. The supported capabilities can be retrieved with KVM X86 GET MCE CAP SUPPORTED.

## 4.106 KVM\_X86\_SET\_MCE

Capability: KVM\_CAP\_MCE

**Architectures:** x86 vcpu ioctl Type:

**Parameters:** struct kvm x86 mce (in)

**Returns:** 0 on success, -EFAULT if struct kym x86 mce cannot be read, -EINVAL if the bank number is invalid,

-EINVAL if VAL bit is not set in status field.

Inject a machine check error (MCE) into the guest. The input parameter is:

```
struct kvm x86 mce {
       u64 status;
       u64 addr;
       u64 misc;
        u64 mcg status;
       u8 bank;
       u8 pad1[7];
        u64 pad2[3];
};
```

If the MCE being reported is an uncorrected error, KVM will inject it as an MCE exception into the guest. If the guest MCG STATUS register reports that an MCE is in progress, KVM causes an KVM EXIT SHUTDOWN vmexit.

Otherwise, if the MCE is a corrected error, KVM will just store it in the corresponding bank (provided this bank is not holding a previously reported uncorrected error).

## 4.107 KVM S390 GET\_CMMA BITS

Capability: KVM CAP S390 CMMA MIGRATION

**Architectures:** s390 **Type:** vm ioctl

Parameters: struct kvm\_s390\_cmma\_log (in, out)

Returns: 0 on success, a negative value on error

This ioctl is used to get the values of the CMMA bits on the s390 architecture. It is meant to be used in two scenarios:

- During live migration to save the CMMA values. Live migration needs to be enabled via the KVM\_REQ\_START\_MIGRATION VM property.
- To non-destructively peek at the CMMA values, with the flag KVM\_S390\_CMMA\_PEEK set.

The ioctl takes parameters via the kvm\_s390\_cmma\_log struct. The desired values are written to a buffer whose location is indicated via the "values" member in the kvm\_s390\_cmma\_log struct. The values in the input struct are also updated as needed.

Each CMMA value takes up one byte.

```
struct kvm_s390_cmma_log {
    __u64 start_gfn;
    __u32 count;
    __u32 flags;
    union {
          __u64 remaining;
          _u64 mask;
    };
    __u64 values;
};
```

start gfn is the number of the first guest frame whose CMMA values are to be retrieved,

count is the length of the buffer in bytes,

values points to the buffer where the result will be written to.

If count is greater than KVM\_S390\_SKEYS\_MAX, then it is considered to be KVM\_S390\_SKEYS\_MAX. KVM\_S390\_SKEYS\_MAX is re-used for consistency with other locals.

The result is written in the buffer pointed to by the field values, and the values of the input parameter are updated as follows.

Depending on the flags, different actions are performed. The only supported flag so far is KVM\_S390\_CMMA\_PEEK.

The default behaviour if KVM\_S390\_CMMA\_PEEK is not set is: start\_gfn will indicate the first page frame whose CMMA bits were dirty. It is not necessarily the same as the one passed as input, as clean pages are skipped.

count will indicate the number of bytes actually written in the buffer. It can (and very often will) be smaller than the input value, since the buffer is only filled until 16 bytes of clean values are found (which are then not copied in the buffer). Since a CMMA migration block needs the base address and the length, for a total of 16 bytes, we will send back some clean data if there is some dirty data afterwards, as long as the size of the clean data does not exceed the size of the header. This allows to minimize the amount of data to be saved or transferred over the network at the expense of more roundtrips to userspace. The next invocation of the ioctl will skip over all the clean values, saving potentially more than just the 16 bytes we found.

If KVM\_S390\_CMMA\_PEEK is set: the existing storage attributes are read even when not in migration mode, and no other action is performed;

the output start\_gfn will be equal to the input start\_gfn,

the output count will be equal to the input count, except if the end of memory has been reached.

In both cases: the field "remaining" will indicate the total number of dirty CMMA values still remaining, or 0 if KVM\_S390\_CMMA\_PEEK is set and migration mode is not enabled.

mask is unused.

values points to the userspace buffer where the result will be stored.

This ioctl can fail with -ENOMEM if not enough memory can be allocated to complete the task, with -ENXIO if CMMA is not enabled, with -EINVAL if KVM\_S390\_CMMA\_PEEK is not set but migration mode was not enabled, with -EFAULT if the userspace address is invalid or if no page table is present for the addresses (e.g. when using hugepages).

# 4.108 KVM\_S390\_SET\_CMMA\_BITS

Capability: KVM CAP S390 CMMA MIGRATION

**Architectures:** s390 **Type:** vm ioctl

Parameters: struct kvm\_s390\_cmma\_log (in)

Returns: 0 on success, a negative value on error

This ioctl is used to set the values of the CMMA bits on the s390 architecture. It is meant to be used during live migration to restore the CMMA values, but there are no restrictions on its use. The ioctl takes parameters via the kvm\_s390\_cmma\_values struct. Each CMMA value takes up one byte.

```
struct kvm_s390_cmma_log {
    __u64 start_gfn;
    __u32 count;
    __u32 flags;
    union {
          __u64 remaining;
          _u64 mask;
    };
    __u64 values;
};
```

start\_gfn indicates the starting guest frame number,

count indicates how many values are to be considered in the buffer,

flags is not used and must be 0.

mask indicates which PGSTE bits are to be considered.

remaining is not used.

values points to the buffer in userspace where to store the values.

This ioctl can fail with -ENOMEM if not enough memory can be allocated to complete the task, with -ENXIO if CMMA is not enabled, with -EINVAL if the count field is too large (e.g. more than KVM\_S390\_CMMA\_SIZE\_MAX) or if the flags field was not 0, with -EFAULT if the userspace address is invalid, if invalid pages are written to (e.g. after the end of memory) or if no page table is present for the addresses (e.g. when using hugepages).

### 4.109 KVM\_PPC\_GET\_CPU\_CHAR

Capability: KVM\_CAP\_PPC\_GET\_CPU\_CHAR

Architectures: powerpc
Type: vmioctl

**Parameters:** struct kvm\_ppc\_cpu\_char (out)

**Returns:** 0 on successful completion, -EFAULT if struct kvm\_ppc\_cpu\_char cannot be written

This ioctl gives userspace information about certain characteristics of the CPU relating to speculative execution of instructions and possible information leakage resulting from speculative execution (see CVE-2017-5715, CVE-2017-5753 and CVE-2017-5754). The information is returned in struct kvm ppc cpu char, which looks like this:

For extensibility, the character\_mask and behaviour\_mask fields indicate which bits of character and behaviour have been filled in by the kernel. If the set of defined bits is extended in future then userspace will be able to tell whether it is running on a kernel that knows about the new bits.

The character field describes attributes of the CPU which can help with preventing inadvertent information disclosure - specifically, whether there is an instruction to flash-invalidate the L1 data cache (ori 30,30,0 or mtspr SPRN\_TRIG2,rN), whether the L1 data cache is set to a mode where entries can only be used by the thread that created them, whether the bcctr[I] instruction prevents speculation, and whether a speculation barrier instruction (ori 31,31,0) is provided.

The behaviour field describes actions that software should take to prevent inadvertent information disclosure, and thus describes which vulnerabilities the hardware is subject to; specifically whether the L1 data cache should be flushed when returning to user mode from the kernel, and whether a speculation barrier should be placed between an array bounds check and the array access.

These fields use the same bit definitions as the new H\_GET\_CPU\_CHARACTERISTICS hypercall.

### 4.110 KVM\_MEMORY\_ENCRYPT\_OP

Capability: basic Architectures: x86 Type: vm

**Parameters:** an opaque platform specific structure (in/out)

**Returns:** 0 on success; -1 on error

If the platform supports creating encrypted VMs then this ioctl can be used for issuing platform-specific memory encryption commands to manage those encrypted VMs.

Currently, this ioctl is used for issuing Secure Encrypted Virtualization (SEV) commands on AMD Processors. The SEV commands are defined in Documentation/virt/kvm/amd-memory-encryption.rst.

## 4.111 KVM MEMORY ENCRYPT REG REGION

Capability: basic Architectures: x86 Type: system

**Parameters:** struct kvm\_enc\_region (in) **Returns:** 0 on success; -1 on error

This ioctl can be used to register a guest memory region which may contain encrypted data (e.g. guest RAM, SMRAM etc).

It is used in the SEV-enabled guest. When encryption is enabled, a guest memory region may contain encrypted data. The SEV memory encryption engine uses a tweak such that two identical plaintext pages, each at different locations will have differing ciphertexts. So swapping or moving ciphertext of those pages will not result in plaintext being swapped. So relocating (or migrating) physical backing pages for the SEV guest will require some additional steps.

Note: The current SEV key management spec does not provide commands to swap or migrate (move) ciphertext pages. Hence, for now we pin the guest memory region registered with the ioctl.

## 4.112 KVM MEMORY ENCRYPT UNREG REGION

Capability: basic Architectures: x86 Type: system

**Parameters:** struct kvm\_enc\_region (in) **Returns:** 0 on success; -1 on error

This ioctl can be used to unregister the guest memory region registered with KVM\_MEMORY\_ENCRYPT\_REG\_REGION ioctl above.

### 4.113 KVM HYPERV EVENTFD

Capability: KVM\_CAP\_HYPERV\_EVENTFD

Architectures: x86 Type: vm ioctl

Parameters: struct kvm hyperv eventfd (in)

This ioctl (un)registers an eventfd to receive notifications from the guest on the specified Hyper-V connection id through the SIGNAL\_EVENT hypercall, without causing a user exit. SIGNAL\_EVENT hypercall with non-zero event flag number (bits 24-31) still triggers a KVM\_EXIT\_HYPERV\_HCALL user exit.

```
struct kvm_hyperv_eventfd {
    __u32 conn_id;
    __s32 fd;
    __u32 flags;
    __u32 padding[3];
};
```

The conn\_id field should fit within 24 bits:

```
#define KVM_HYPERV_CONN_ID_MASK 0x00ffffff
```

The acceptable values for the flags field are:

```
#define KVM HYPERV EVENTFD DEASSIGN (1 << 0)
```

**Returns:** 0 on success, -EINVAL if conn\_id or flags is outside the allowed range, -ENOENT on deassign if the

conn\_id isn't registered, -EEXIST on assign if the conn\_id is already registered

## 4.114 KVM\_GET\_NESTED\_STATE

Capability: KVM\_CAP\_NESTED\_STATE

Architectures: x86

Type: vcpu ioctl

Parameters: struct kvm\_nested\_state (in/out)
Returns: 0 on success, -1 on error

Errors:

E2BIG

the total state size exceeds the value of 'size' specified by the user; the size required will be written into size.

```
struct kvm nested state {
      __u16 flags;
      __u16 format;
       u32 size;
      union {
              struct kvm vmx nested state hdr vmx;
              struct kvm svm nested state hdr svm;
              /* Pad the header to 128 bytes. */
              __u8 pad[120];
      } hdr:
     union {
              struct kvm vmx nested state data vmx[0];
             struct kvm svm nested state data svm[0];
      } data;
};
                                            0x00000001
#define KVM_STATE_NESTED_GUEST_MODE
#define KVM STATE NESTED RUN PENDING
                                              0x00000002
#define KVM STATE NESTED EVMCS
                                              0x00000004
#define KVM_STATE_NESTED FORMAT VMX
#define KVM STATE NESTED FORMAT SVM
#define KVM STATE NESTED VMX VMCS SIZE
                                              0x1000
                                              0x0000001
#define KVM STATE NESTED VMX SMM GUEST MODE
#define KVM STATE NESTED VMX SMM VMXON
#define KVM STATE VMX PREEMPTION TIMER DEADLINE 0x00000001
struct kvm vmx nested state hdr {
     __u64 vmxon pa;
      __u64 vmcs12_pa;
     struct {
            __u16 flags;
      } smm;
       u32 flags;
      __u64 preemption_timer_deadline;
};
struct kvm vmx nested state data {
      __u8 vmcs12[KVM_STATE_NESTED VMX VMCS SIZE];
       u8 shadow_vmcs12[KVM_STATE_NESTED_VMX_VMCS_SIZE];
```

This ioctl copies the vcpu's nested virtualization state from the kernel to userspace.

The maximum size of the state can be retrieved by passing KVM\_CAP\_NESTED\_STATE to the KVM\_CHECK\_EXTENSION ioctl().

# 4.115 KVM\_SET\_NESTED\_STATE

Capability: KVM\_CAP\_NESTED\_STATE

Architectures: x86

Type: vcpu ioctl

Parameters:struct kvm\_nested\_state (in)Returns:0 on success, -1 on error

This copies the vcpu's kvm\_nested\_state struct from userspace to the kernel. For the definition of struct kvm\_nested\_state, see KVM\_GET\_NESTED\_STATE.

#### 4.116 KVM\_(UN)REGISTER\_COALESCED\_MMIO

Capability: KVM\_CAP\_COALESCED\_MMIO (for coalesced mmio) KVM\_CAP\_COALESCED\_PIO (for

coalesced pio)

Architectures: all vm ioctl

Parameters: struct kvm\_coalesced\_mmio\_zone

**Returns:** 0 on success, < 0 on error

Coalesced I/O is a performance optimization that defers hardware register write emulation so that userspace exits are avoided. It is typically used to reduce the overhead of emulating frequently accessed hardware registers.

When a hardware register is configured for coalesced I/O, write accesses do not exit to userspace and their value is recorded in a ring buffer that is shared between kernel and userspace.

Coalesced I/O is used if one or more write accesses to a hardware register can be deferred until a read or a write to another hardware register on the same device. This last access will cause a vmexit and userspace will process accesses from the ring buffer before emulating it. That will avoid exiting to userspace on repeated writes.

Coalesced pio is based on coalesced mmio. There is little difference between coalesced mmio and pio except that coalesced pio records accesses to I/O ports.

## 4.117 KVM\_CLEAR\_DIRTY\_LOG (vm ioctl)

Capability: KVM CAP MANUAL DIRTY LOG PROTECT2

**Architectures:** x86, arm64, mips

Type: vm ioctl

Parameters: struct kvm\_clear\_dirty\_log (in)

Returns: 0 on success, -1 on error

```
/* for KVM_CLEAR_DIRTY_LOG */
struct kvm_clear_dirty_log {
    __u32    slot;
    __u32    num_pages;
    __u64    first_page;
    union {
         void __user *dirty_bitmap; /* one bit per page */
         __u64    padding;
    };
};
```

The ioctl clears the dirty status of pages in a memory slot, according to the bitmap that is passed in struct kvm\_clear\_dirty\_log's dirty\_bitmap field. Bit 0 of the bitmap corresponds to page "first\_page" in the memory slot, and num\_pages is the size in bits of the input bitmap. first\_page must be a multiple of 64; num\_pages must also be a multiple of 64 unless first\_page + num\_pages is the size of the memory slot. For each bit that is set in the input bitmap, the corresponding page is marked "clean" in KVM's dirty bitmap, and dirty tracking is re-enabled for that page (for example via write-protection, or by clearing the dirty bit in a page table entry).

If KVM\_CAP\_MULTI\_ADDRESS\_SPACE is available, bits 16-31 of slot field specifies the address space for which you want to clear the dirty status. See KVM\_SET\_USER\_MEMORY\_REGION for details on the usage of slot field.

This ioctl is mostly useful when KVM\_CAP\_MANUAL\_DIRTY\_LOG\_PROTECT2 is enabled; for more information, see the description of the capability. However, it can always be used as long as KVM\_CHECK\_EXTENSION confirms that KVM\_CAP\_MANUAL\_DIRTY\_LOG\_PROTECT2 is present.

# 4.118 KVM GET\_SUPPORTED\_HV\_CPUID

Capability: KVM CAP HYPERV CPUID (vcpu), KVM CAP SYS HYPERV CPUID (system)

**Architectures:** x86

Type: system ioctl, vcpu ioctl
Parameters: struct kvm\_cpuid2 (in/out)
Returns: 0 on success, -1 on error

```
struct kvm_cpuid2 {
    __u32 nent;
    __u32 padding;
    struct kvm_cpuid_entry2 entries[0];
};

struct kvm_cpuid_entry2 {
    __u32 function;
    _u32 index;
    __u32 eax;
    __u32 eax;
    __u32 ecx;
    __u32 edx;
    __u32 padding[3];
};
```

This ioctl returns x86 cpuid features leaves related to Hyper-V emulation in KVM. Userspace can use the information returned by this ioctl to construct cpuid information presented to guests consuming Hyper-V enlightenments (e.g. Windows or Hyper-V guests).

CPUID feature leaves returned by this ioctl are defined by Hyper-V Top Level Functional Specification (TLFS). These leaves can't be obtained with KVM\_GET\_SUPPORTED\_CPUID ioctl because some of them intersect with KVM feature leaves (0x40000000, 0x40000001).

Currently, the following list of CPUID leaves are returned:

- HYPERV CPUID VENDOR AND MAX FUNCTIONS
- HYPERV\_CPUID\_INTERFACE
- HYPERV CPUID VERSION
- HYPERV CPUID FEATURES
- HYPERV CPUID ENLIGHTMENT INFO
- HYPERV CPUID IMPLEMENT LIMITS
- HYPERV CPUID NESTED FEATURES
- HYPERV CPUID SYNDBG VENDOR AND MAX FUNCTIONS
- HYPERV CPUID SYNDBG INTERFACE
- HYPERV CPUID SYNDBG PLATFORM CAPABILITIES

Userspace invokes KVM\_GET\_SUPPORTED\_HV\_CPUID by passing a kvm\_cpuid2 structure with the 'nent' field indicating the number of entries in the variable-size array 'entries'. If the number of entries is too low to describe all Hyper-V feature leaves, an error (E2BIG) is returned. If the number is more or equal to the number of Hyper-V feature leaves, the 'nent' field is adjusted to the number of valid entries in the 'entries' array, which is then filled.

'index' and 'flags' fields in 'struct kvm\_cpuid\_entry2' are currently reserved, userspace should not expect to get any particular value there.

Note, vcpu version of KVM\_GET\_SUPPORTED\_HV\_CPUID is currently deprecated. Unlike system ioctl which exposes all supported feature bits unconditionally, vcpu version has the following quirks:

- HYPERV\_CPUID\_NESTED\_FEATURES leaf and HV\_X64\_ENLIGHTENED\_VMCS\_RECOMMENDED feature bit
  are only exposed when Enlightened VMCS was previously enabled on the corresponding vCPU
  (KVM\_CAP\_HYPERV\_ENLIGHTENED\_VMCS).
- HV\_STIMER\_DIRECT\_MODE\_AVAILABLE bit is only exposed with in-kernel LAPIC. (presumes KVM\_CREATE\_IRQCHIP has already been called).

### 4.119 KVM ARM VCPU FINALIZE

Architectures: arm64
Type: vcpu ioctl
Parameters: int feature (in)

**Returns:** 0 on success, -1 on error

Errors:

EPERM	EPERM   feature not enabled, needs configuration, or already finalized	
EINVAL feature unknown or not present		

Recognised values for feature:

```
arm64 KVM_ARM_VCPU_SVE (requires KVM_CAP_ARM_SVE)
```

Finalizes the configuration of the specified vcpu feature.

The vcpu must already have been initialised, enabling the affected feature, by means of a successful KVM\_ARM\_VCPU\_INIT call with the appropriate flag set in features[].

For affected vcpu features, this is a mandatory step that must be performed before the vcpu is fully usable.

Between KVM\_ARM\_VCPU\_INIT and KVM\_ARM\_VCPU\_FINALIZE, the feature may be configured by use of ioctls such as KVM\_SET\_ONE\_REG. The exact configuration that should be performaned and how to do it are feature-dependent.

Other calls that depend on a particular feature being finalized, such as KVM RUN, KVM GET REG LIST,

KVM\_GET\_ONE\_REG and KVM\_SET\_ONE\_REG, will fail with -EPERM unless the feature has already been finalized by means of a KVM\_ARM\_VCPU\_FINALIZE call.

See KVM\_ARM\_VCPU\_INIT for details of vcpu features that require finalization using this ioctl.

#### 4.120 KVM SET PMU EVENT FILTER

Capability: KVM CAP PMU EVENT FILTER

**Architectures:** x86 **Type:** vm ioctl

Parameters: struct kvm\_pmu\_event\_filter (in)

Returns: 0 on success, -1 on error

```
struct kvm_pmu_event_filter {
    __u32 action;
    __u32 nevents;
```

```
__u32 fixed_counter_bitmap;
__u32 flags;
__u32 pad[4];
__u64 events[0];
};
```

This ioctl restricts the set of PMU events that the guest can program. The argument holds a list of events which will be allowed or denied. The eventsel+umask of each event the guest attempts to program is compared against the events field to determine whether the guest should have access. The events field only controls general purpose counters; fixed purpose counters are controlled by the fixed counter bitmap.

No flags are defined yet, the field must be zero.

Valid values for 'action':

```
#define KVM_PMU_EVENT_ALLOW 0
#define KVM PMU EVENT DENY 1
```

### 4.121 KVM PPC SVM OFF

Capability: basic
Architectures: powerpc
Type: vm ioctl
Parameters: none

**Returns:** 0 on successful completion,

Errors:

EINVAL	if ultravisor failed to terminate the secure guest	
ENOMEM if hypervisor failed to allocate new radix page tables for guest		

This ioctl is used to turn off the secure mode of the guest or transition the guest from secure mode to normal mode. This is invoked when the guest is reset. This has no effect if called for a normal guest.

This ioctl issues an ultravisor call to terminate the secure guest, unpins the VPA pages and releases all the device pages that are used to track the secure pages by hypervisor.

### 4.122 KVM S390 NORMAL RESET

Capability: KVM CAP S390 VCPU RESETS

Architectures: s390
Type: vcpu ioctl
Parameters: none
Returns: 0

This ioctl resets VCPU registers and control structures according to the cpu reset definition in the POP (Principles Of Operation).

# 4.123 KVM S390\_INITIAL\_RESET

Capability: none
Architectures: s390

Type: vcpu ioctl
Parameters: none
Returns: 0

This ioctl resets VCPU registers and control structures according to the initial cpu reset definition in the POP. However, the cpu is not put into ESA mode. This reset is a superset of the normal reset.

## 4.124 KVM\_S390\_CLEAR\_RESET

Capability: KVM\_CAP\_S390\_VCPU\_RESETS

Architectures: s390
Type: vcpu ioctl
Parameters: none
Returns: 0

This ioctl resets VCPU registers and control structures according to the clear cpu reset definition in the POP. However, the cpu is not put into ESA mode. This reset is a superset of the initial reset.

### 4.125 KVM S390 PV COMMAND

Capability: KVM\_CAP\_S390\_PROTECTED

**Architectures:** s390 **Type:** vm ioctl Parameters: struct kvm\_pv\_cmd
Returns: 0 on success, < 0 on error

cmd values:

#### KVM\_PV\_ENABLE

Allocate memory and register the VM with the Ultravisor, thereby donating memory to the Ultravisor that will become inaccessible to KVM. All existing CPUs are converted to protected ones. After this command has succeeded, any CPU added via hotplug will become protected during its creation as well.

Errors:

```
EINTR an unmasked signal is pending
```

#### KVM PV DISABLE

Deregister the VM from the Ultravisor and reclaim the memory that had been donated to the Ultravisor, making it usable by the kernel again. All registered VCPUs are converted back to non-protected ones.

```
KVM PV VM SET SEC PARMS
```

Pass the image header from VM memory to the Ultravisor in preparation of image unpacking and verification.

#### KVM PV VM UNPACK

Unpack (protect and decrypt) a page of the encrypted boot image.

KVM\_PV\_VM\_VERIFY

Verify the integrity of the unpacked image. Only if this succeeds, KVM is allowed to start protected VCPUs.

### 4.126 KVM X86 SET MSR FILTER

Capability: KVM CAP X86 MSR FILTER

**Architectures:** x86 **Type:** vm ioctl

Parameters: struct kvm\_msr\_filter
Returns: 0 on success, < 0 on error

flags values for struct kvm msr filter range:

```
KVM MSR FILTER READ
```

Filter read accesses to MSRs using the given bitmap. A 0 in the bitmap indicates that a read should immediately fail, while a 1 indicates that a read for a particular MSR should be handled regardless of the default filter action.

```
KVM_MSR_FILTER_WRITE
```

Filter write accesses to MSRs using the given bitmap. A 0 in the bitmap indicates that a write should immediately fail, while a 1 indicates that a write for a particular MSR should be handled regardless of the default filter action.

```
KVM_MSR_FILTER_READ | KVM_MSR_FILTER_WRITE
```

Filter both read and write accesses to MSRs using the given bitmap. A 0 in the bitmap indicates that both reads and writes should immediately fail, while a 1 indicates that reads and writes for a particular MSR are not filtered by this range.

```
flags values for struct kvm_msr_filter:
KVM MSR FILTER DEFAULT ALLOW
```

If no filter range matches an MSR index that is getting accessed, KVM will fall back to allowing access to the MSR.

```
KVM MSR FILTER DEFAULT DENY
```

If no filter range matches an MSR index that is getting accessed, KVM will fall back to rejecting access to the MSR. In this mode, all MSRs that should be processed by KVM need to explicitly be marked as allowed in the bitmaps.

This ioctl allows user space to define up to 16 bitmaps of MSR ranges to specify whether a certain MSR access should be explicitly filtered for or not.

If this ioctl has never been invoked, MSR accesses are not guarded and the default KVM in-kernel emulation behavior is fully preserved.

Calling this ioctl with an empty set of ranges (all nmsrs = 0) disables MSR filtering. In that mode, KVM MSR FILTER DEFAULT DENY is invalid and causes an error.

As soon as the filtering is in place, every MSR access is processed through the filtering except for accesses to the x2APIC MSRs (from 0x800 to 0x8ff); x2APIC MSRs are always allowed, independent of the default\_allow setting, and their behavior depends on the X2APIC ENABLE bit of the APIC base register.

If a bit is within one of the defined ranges, read and write accesses are guarded by the bitmap's value for the MSR index if the kind of access is included in the struct kvm\_msr\_filter\_range flags. If no range cover this particular access, the behavior is determined by the flags field in the kvm msr filter struct: KVM MSR FILTER DEFAULT ALLOW and KVM MSR FILTER DEFAULT DENY.

Each bitmap range specifies a range of MSRs to potentially allow access on. The range goes from MSR index [base .. base+nmsrs]. The flags field indicates whether reads, writes or both reads and writes are filtered by setting a 1 bit in the bitmap for the corresponding MSR index.

If an MSR access is not permitted through the filtering, it generates a #GP inside the guest. When combined with KVM\_CAP\_X86\_USER\_SPACE\_MSR, that allows user space to deflect and potentially handle various MSR accesses into user space.

Note, invoking this ioctl with a vCPU is running is inherently racy. However, KVM does guarantee that vCPUs will see either the previous filter or the new filter, e.g. MSRs with identical settings in both the old and new filter will have deterministic behavior.

### 4.127 KVM XEN HVM SET ATTR

Capability: KVM CAP XEN HVM / KVM XEN HVM CONFIG SHARED INFO

Architectures: x86

Type: vm ioctl

**Parameters:** struct kvm\_xen\_hvm\_attr **Returns:** 0 on success, < 0 on error

```
struct kvm_xen_hvm_attr {
    __u16 type;
    __u16 pad[3];
    union {
          __u8 long_mode;
          _u8 vector;
          struct {
          __u64 gfn;
        } shared_info;
        __u64 pad[4];
    } u;
};
```

type values:

KVM XEN ATTR TYPE LONG MODE

Sets the ABI mode of the VM to 32-bit or 64-bit (long mode). This determines the layout of the shared info pages exposed to the VM.

```
KVM XEN ATTR TYPE SHARED INFO
```

Sets the guest physical frame number at which the Xen "shared info" page resides. Note that although Xen places vcpu\_info for the first 32 vCPUs in the shared\_info page, KVM does not automatically do so and instead requires that KVM\_XEN\_VCPU\_ATTR\_TYPE\_VCPU\_INFO be used explicitly even when the vcpu\_info for a given vCPU resides at the "default" location in the shared\_info page. This is because KVM is not aware of the Xen CPU id which is used as the index into the vcpu\_info[] array, so cannot know the correct default location.

Note that the shared info page may be constantly written to by KVM; it contains the event channel bitmap used to deliver

interrupts to a Xen guest, amongst other things. It is exempt from dirty tracking mechanisms â€" KVM will not explicitly mark the page as dirty each time an event channel interrupt is delivered to the guest! Thus, userspace should always assume that the designated GFN is dirty if any vCPU has been running or any event channel interrupts can be routed to the guest.

#### KVM XEN ATTR TYPE UPCALL VECTOR

Sets the exception vector used to deliver Xen event channel upcalls.

#### 4.127 KVM XEN HVM GET ATTR

Capability: KVM CAP XEN HVM / KVM XEN HVM CONFIG SHARED INFO

Architectures: x86 Type: vm ioctl

**Parameters:** struct kvm\_xen\_hvm\_attr **Returns:** 0 on success, < 0 on error

Allows Xen VM attributes to be read. For the structure and types, see KVM XEN HVM SET ATTR above.

## 4.128 KVM\_XEN\_VCPU\_SET\_ATTR

Capability: KVM CAP XEN HVM/KVM XEN HVM CONFIG SHARED INFO

Architectures: x86

Type: vcpu ioctl

**Parameters:** struct kvm\_xen\_vcpu\_attr **Returns:** 0 on success, < 0 on error

```
struct kvm xen vcpu attr {
     __u16 type;
       u16 pad[3];
     union {
              __u64 gpa;
               _u64 pad[4];
              struct {
                        u64 state;
                        u64 state entry time;
                        u64 time running;
                      __u64 time_runnable;
                        u64 time blocked;
                        u64 time offline;
              } runstate;
      } u;
};
```

#### type values:

#### KVM XEN VCPU ATTR TYPE VCPU INFO

Sets the guest physical address of the vcpu\_info for a given vCPU. As with the shared\_info page for the VM, the corresponding page may be dirtied at any time if event channel interrupt delivery is enabled, so userspace should always assume that the page is dirty without relying on dirty logging.

#### KVM XEN VCPU ATTR TYPE VCPU TIME INFO

Sets the guest physical address of an additional pvclock structure for a given vCPU. This is typically used for guest vsyscall support.

#### KVM XEN VCPU ATTR TYPE RUNSTATE ADDR

Sets the guest physical address of the vcpu\_runstate\_info for a given vCPU. This is how a Xen guest tracks CPU state such as steal time.

#### KVM XEN VCPU ATTR TYPE RUNSTATE CURRENT

Sets the runstate (RUNSTATE\_running/\_runnable/\_blocked/\_offline) of the given vCPU from the .u.runstate.state member of the structure. KVM automatically accounts running and runnable time but blocked and offline states are only entered explicitly.

### KVM\_XEN\_VCPU\_ATTR\_TYPE\_RUNSTATE\_DATA

Sets all fields of the vCPU runstate data from the .u.runstate member of the structure, including the current runstate. The state entry time must equal the sum of the other four times.

#### KVM\_XEN\_VCPU\_ATTR\_TYPE\_RUNSTATE\_ADJUST

This *adds* the contents of the .u.runstate members of the structure to the corresponding members of the given vCPU's runstate data, thus permitting atomic adjustments to the runstate times. The adjustment to the state\_entry\_time must equal the sum of the adjustments to the other four times. The state field must be set to -1, or to a valid runstate value (RUNSTATE\_running, RUNSTATE\_runnable, RUNSTATE\_blocked or RUNSTATE\_offline) to set the current accounted state as of the adjusted state entry time.

#### 4.129 KVM XEN VCPU GET ATTR

Capability: KVM CAP XEN HVM / KVM XEN HVM CONFIG SHARED INFO

Architectures: x86

Type: vcpu ioctl

**Parameters:** struct kvm\_xen\_vcpu\_attr **Returns:** 0 on success, < 0 on error

Allows Xen vCPU attributes to be read. For the structure and types, see KVM XEN VCPU SET ATTR above.

The KVM\_XEN\_VCPU\_ATTR\_TYPE\_RUNSTATE\_ADJUST type may not be used with the KVM\_XEN\_VCPU\_GET\_ATTR ioctl.

## 4.130 KVM\_ARM\_MTE\_COPY\_TAGS

Capability: KVM\_CAP\_ARM\_MTE

Architectures: arm64 Type: vm ioctl

Parameters: struct kvm\_arm\_copy\_mte\_tags

**Returns:** number of bytes copied, < 0 on error (-EINVAL for incorrect arguments, -EFAULT if memory cannot be

accessed).

```
struct kvm_arm_copy_mte_tags {
    __u64 guest_ipa;
    __u64 length;
    void __user *addr;
    __u64 flags;
    __u64 reserved[2];
};
```

Copies Memory Tagging Extension (MTE) tags to/from guest tag memory. The <code>guest\_ipa</code> and <code>length</code> fields must be <code>PAGE\_SIZE</code> aligned. The <code>addr</code> field must point to a buffer which the tags will be copied to or from.

flags specifies the direction of copy, either KVM ARM TAGS TO GUEST OF KVM ARM TAGS FROM GUEST.

The size of the buffer to store the tags is (length / 16) bytes (granules in MTE are 16 bytes long). Each byte contains a single tag value. This matches the format of PTRACE PEEKMTETAGS and PTRACE POKEMTETAGS.

If an error occurs before any data is copied then a negative error code is returned. If some tags have been copied before an error occurs then the number of bytes successfully copied is returned. If the call completes successfully then length is returned.

### 4.131 KVM\_GET\_SREGS2

Capability: KVM\_CAP\_SREGS2

Architectures: x86

Type: vcpu ioctl

Parameters: struct kvm\_sregs2 (out)
Returns: 0 on success, -1 on error

Reads special registers from the vcpu. This ioctl (when supported) replaces the KVM\_GET\_SREGS.

```
struct kvm_sregs2 {
    /* out (KVM_GET_SREGS2) / in (KVM_SET_SREGS2) */
    struct kvm_segment cs, ds, es, fs, gs, ss;
    struct kvm_segment tr, ldt;
    struct kvm_dtable gdt, idt;
    __u64 cr0, cr2, cr3, cr4, cr8;
    __u64 efer;
    __u64 apic_base;
    __u64 flags;
    __u64 pdptrs[4];
};
```

flags values for kvm sregs2:

KVM\_SREGS2\_FLAGS\_PDPTRS\_VALID

Indicates thats the struct contain valid PDPTR values.

#### 4.132 KVM\_SET\_SREGS2

Capability: KVM\_CAP\_SREGS2

Architectures: x86

Type: vcpu ioctl

Parameters: struct kvm\_sregs2 (in)
Returns: 0 on success, -1 on error

Writes special registers into the vcpu. See KVM\_GET\_SREGS2 for the data structures. This ioctl (when supported) replaces the KVM\_SET\_SREGS.

#### 4.133 KVM GET STATS FD

Capability: KVM\_CAP\_STATS\_BINARY\_FD

Architectures: all

Type: vm ioctl, vcpu ioctl

**Parameters:** none

**Returns:** statistics file descriptor on success, < 0 on error

Errors:

ENOMEM if the fd could not be created due to lack of memory	
EMFILE if the number of opened files exceeds the limit	

The returned file descriptor can be used to read VM/vCPU statistics data in binary format. The data in the file descriptor consists of four blocks organized as follows:

Header
id string
Descriptors
Stats Data

Apart from the header starting at offset 0, please be aware that it is not guaranteed that the four blocks are adjacent or in the above order; the offsets of the id, descriptors and data blocks are found in the header. However, all four blocks are aligned to 64 bit offsets in the file and they do not overlap.

All blocks except the data block are immutable. Userspace can read them only one time after retrieving the file descriptor, and then use pread or lseek to read the statistics repeatedly.

All data is in system endianness.

The format of the header is as follows:

The flags field is not used at the moment. It is always read as 0.

The name\_size field is the size (in byte) of the statistics name string (including trailing '0') which is contained in the "id string" block and appended at the end of every descriptor.

The num\_desc field is the number of descriptors that are included in the descriptor block. (The actual number of values in the data block may be larger, since each descriptor may comprise more than one value).

The id offset field is the offset of the id string from the start of the file indicated by the file descriptor. It is a multiple of 8.

The desc\_offset field is the offset of the Descriptors block from the start of the file indicated by the file descriptor. It is a multiple of 8.

The data\_offset field is the offset of the Stats Data block from the start of the file indicated by the file descriptor. It is a multiple of 8.

The id string block contains a string which identifies the file descriptor on which KVM\_GET\_STATS\_FD was invoked. The size of the block, including the trailing ' $\0$ ', is indicated by the name\_size field in the header.

The descriptors block is only needed to be read once for the lifetime of the file descriptor contains a sequence of struct kvm stats desc, each followed by a string of size name size.

```
#define KVM STATS TYPE SHIFT
#define KVM STATS TYPE MASK
                                          (0xF << KVM STATS TYPE SHIFT)
#define KVM_STATS_TYPE_CUMULATIVE
                                          (0x0 << KVM_STATS_TYPE_SHIFT)
#define KVM STATS TYPE INSTANT
                                          (0x1 << KVM STATS TYPE SHIFT)
#define KVM STATS TYPE PEAK
                                          (0x2 << KVM STATS TYPE SHIFT)
#define KVM_STATS_TYPE_LINEAR_HIST
                                          (0x3 << KVM STATS TYPE SHIFT)
#define KVM_STATS_TYPE_LOG_HIST
#define KVM_STATS_TYPE_MAX
                                          (0x4 << KVM STATS TYPE SHIFT)
                                         KVM_STATS_TYPE_LOG_HIST
#define KVM STATS UNIT SHIFT
#define KVM STATS UNIT MASK
                                          (0xF << KVM STATS UNIT SHIFT)
#define KVM STATS UNIT NONE
                                         (0x0 << KVM STATS UNIT SHIFT)
                                         (0x1 << KVM_STATS_UNIT_SHIFT)
#define KVM_STATS_UNIT_BYTES
#define KVM STATS UNIT SECONDS
                                          (0x2 << KVM STATS UNIT SHIFT)
#define KVM STATS UNIT CYCLES
                                          (0x3 << KVM STATS UNIT SHIFT)
#define KVM STATS UNIT MAX
                                         KVM STATS UNIT CYCLES
```

```
#define KVM STATS BASE SHIFT
                                        8
#define KVM STATS BASE MASK
                                       (0xF << KVM STATS BASE SHIFT)
                                       (0x0 << KVM STATS BASE SHIFT)
#define KVM STATS BASE POW10
#define KVM STATS BASE POW2
                                        (0x1 << KVM STATS BASE SHIFT)
#define KVM_STATS_BASE_MAX
                                       KVM STATS BASE POW2
struct kvm stats desc {
       __u32 flags;
        _s16 exponent;
        ul6 size;
       _u32 offset;
         _u32 bucket_size;
        char name[];
};
```

The flags field contains the type and unit of the statistics data described by this descriptor. Its endianness is CPU native. The following flags are supported:

#### Bits 0-3 of flags encode the type:

- KVM\_STATS\_TYPE\_CUMULATIVE The statistics reports a cumulative count. The value of data can only be increased. Most of the counters used in KVM are of this type. The corresponding size field for this type is always 1. All cumulative statistics data are read/write.
- KVM\_STATS\_TYPE\_INSTANT The statistics reports an instantaneous value. Its value can be increased or decreased. This type is usually used as a measurement of some resources, like the number of dirty pages, the number of large pages, etc. All instant statistics are read only. The corresponding size field for this type is always 1.
- KVM\_STATS\_TYPE\_PEAK The statistics data reports a peak value, for example the maximum number of items in a hash table bucket, the longest time waited and so on. The value of data can only be increased. The corresponding size field for this type is always 1.
- KVM\_STATS\_TYPE\_LINEAR\_HIST The statistic is reported as a linear histogram. The number of buckets is specified by the size field. The size of buckets is specified by the hist\_param field. The range of the Nth bucket (1 <= N < size) is [hist\_param``\*(N-1), ``hist\_param``\*N), while the range of the last bucket is [``hist\_param``\*(``size-1), +INF). (+INF means positive infinity value.) The bucket value indicates how many samples fell in the bucket's range.
- KVM\_STATS\_TYPE\_LOG\_HIST The statistic is reported as a logarithmic histogram. The number of buckets is specified by the size field. The range of the first bucket is [0, 1), while the range of the last bucket is [pow(2, size-2), +INF). Otherwise, The Nth bucket (1 < N < size) covers [pow(2, N-2), pow(2, N-1)). The bucket value indicates how many samples fell in the bucket's range.

## Bits 4-7 of flags encode the unit:

- KVM\_STATS\_UNIT\_NONE There is no unit for the value of statistics data. This usually means that the value is a simple counter of an event.
- KVM\_STATS\_UNIT\_BYTES It indicates that the statistics data is used to measure memory size, in the unit of Byte, KiByte, MiByte, GiByte, etc. The unit of the data is determined by the exponent field in the descriptor.
- KVM STATS UNIT SECONDS It indicates that the statistics data is used to measure time or latency.
- KVM STATS UNIT CYCLES It indicates that the statistics data is used to measure CPU clock cycles.

#### Bits 8-11 of flags, together with exponent, encode the scale of the unit:

- KVM\_STATS\_BASE\_POW10 The scale is based on power of 10. It is used for measurement of time and CPU clock
  cycles. For example, an exponent of -9 can be used with KVM\_STATS\_UNIT\_SECONDS to express that the unit is
  nanoseconds.
- KVM\_STATS\_BASE\_POW2 The scale is based on power of 2. It is used for measurement of memory size. For example, an exponent of 20 can be used with KVM\_STATS\_UNIT\_BYTES to express that the unit is MiB.

The size field is the number of values of this statistics data. Its value is usually 1 for most of simple statistics. 1 means it contains an unsigned 64bit data.

The offset field is the offset from the start of Data Block to the start of the corresponding statistics data.

The bucket\_size field is used as a parameter for histogram statistics data. It is only used by linear histogram statistics data, specifying the size of a bucket.

The name field is the name string of the statistics data. The name string starts at the end of struct kvm\_stats\_desc. The maximum length including the trailing '\0', is indicated by name size in the header.

The Stats Data block contains an array of 64-bit values in the same order as the descriptors in Descriptors block.

### 4.134 KVM GET XSAVE2

Capability: KVM CAP XSAVE2

Architectures: x86

Type: vcpu ioctl

**Parameters:** struct kvm\_xsave (out) **Returns:** 0 on success, -1 on error

```
struct kvm_xsave {
    __u32 region[1024];
    __u32 extra[0];
};
```

This ioctl would copy current vcpu's xsave struct to the userspace. It copies as many bytes as are returned by KVM\_CHECK\_EXTENSION(KVM\_CAP\_XSAVE2) when invoked on the vm file descriptor. The size value returned by KVM\_CHECK\_EXTENSION(KVM\_CAP\_XSAVE2) will always be at least 4096. Currently, it is only greater than 4096 if a dynamic feature has been enabled with arch\_prct1(), but this may change in the future.

The offsets of the state save areas in struct kym xsave follow the contents of CPUID leaf 0xD on the host.

# 5. The kvm run structure

Application code obtains a pointer to the kvm\_run structure by mmap()ing a vcpu fd. From that point, application code can control execution by changing fields in kvm\_run prior to calling the KVM\_RUN ioctl, and obtain information about the reason KVM\_RUN returned by looking up structure members.

```
struct kvm_run {
    /* in */
    __u8 request_interrupt_window;
```

Request that KVM\_RUN return when it becomes possible to inject external interrupts into the guest. Useful in conjunction with KVM\_INTERRUPT.

```
u8 immediate exit;
```

This field is polled once when KVM\_RUN starts; if non-zero, KVM\_RUN exits immediately, returning -EINTR. In the common scenario where a signal is used to "kick" a VCPU out of KVM\_RUN, this field can be used to avoid usage of KVM\_SET\_SIGNAL\_MASK, which has worse scalability. Rather than blocking the signal outside KVM\_RUN, userspace can set up a signal handler that sets run->immediate\_exit to a non-zero value.

This field is ignored if KVM\_CAP\_IMMEDIATE\_EXIT is not available.

```
__u8 padding1[6];
/* out */
u32 exit reason;
```

When KVM\_RUN has returned successfully (return value 0), this informs application code why KVM\_RUN has returned. Allowable values for this field are detailed below.

```
__u8 ready_for_interrupt_injection;
```

If request interrupt window has been specified, this field indicates an interrupt can be injected now with KVM INTERRUPT.

```
u8 if flag;
```

The value of the current interrupt flag. Only valid if in-kernel local APIC is not used.

```
u16 flags;
```

More architecture-specific flags detailing state of the VCPU that may affect the device's behavior. Current defined flags:

The value of the cr8 register. Only valid if in-kernel local APIC is not used. Both input and output.

```
__u64 apic_base;
```

The value of the APIC BASE msr. Only valid if in-kernel local APIC is not used. Both input and output.

If exit\_reason is KVM\_EXIT\_UNKNOWN, the vcpu has exited due to unknown reasons. Further architecture-specific information

is available in hardware exit reason.

```
/* KVM_EXIT_FAIL_ENTRY */
struct {
     __u64 hardware_entry_failure_reason;
     _u32 cpu; /* if KVM_LAST_CPU */
} fail entry;
```

If exit\_reason is KVM\_EXIT\_FAIL\_ENTRY, the vcpu could not be run due to unknown reasons. Further architecture-specific information is available in hardware entry failure reason.

```
/* KVM_EXIT_EXCEPTION */
struct {
     __u32 exception;
     _u32 error_code;
} ex;
```

Unused.

```
/* KVM_EXIT_IO */
struct {

#define KVM_EXIT_IO_IN 0

#define KVM_EXIT_IO_OUT 1

__u8 direction;
__u8 size; /* bytes */
__u16 port;
__u32 count;
__u64 data_offset; /* relative to kvm_run start */
} io;
```

If exit\_reason is KVM\_EXIT\_IO, then the vcpu has executed a port I/O instruction which could not be satisfied by kvm\_data\_offset describes where the data is located (KVM\_EXIT\_IO\_OUT) or where kvm expects application code to place the data for the next KVM\_RUN invocation (KVM\_EXIT\_IO\_IN). Data format is a packed array.

```
/* KVM_EXIT_DEBUG */
struct {
        struct kvm_debug_exit_arch arch;
} debug:
```

If the exit\_reason is KVM\_EXIT\_DEBUG, then a vcpu is processing a debug event for which architecture specific information is returned.

If exit\_reason is KVM\_EXIT\_MMIO, then the vcpu has executed a memory-mapped I/O instruction which could not be satisfied by kvm. The 'data' member contains the written data if 'is write' is true, and should be filled by application code otherwise.

The 'data' member contains, in its first 'len' bytes, the value as it would appear if the VCPU performed a load or store of the appropriate width directly to the byte array.

#### Note

For KVM\_EXIT\_IO, KVM\_EXIT\_MMIO, KVM\_EXIT\_OSI, KVM\_EXIT\_PAPR, KVM\_EXIT\_XEN, KVM\_EXIT\_EPR, KVM\_EXIT\_X86\_RDMSR and KVM\_EXIT\_X86\_WRMSR the corresponding operations are complete (and guest state is consistent) only after userspace has re-entered the kernel with KVM\_RUN. The kernel side will first finish incomplete operations and then check for pending signals.

The pending state of the operation is not preserved in state which is visible to userspace, thus userspace should ensure that the operation is completed before performing a live migration. Userspace can re-enter the guest with an unmasked signal pending or with the immediate\_exit field set to complete pending operations without allowing any further instructions to be executed.

Unused. This was once used for 'hypercall to userspace'. To implement such functionality, use KVM EXIT IO (x86) or

#### Note

KVM\_EXIT\_IO is significantly faster than KVM\_EXIT\_MMIO.

```
/* KVM_EXIT_TPR_ACCESS */
struct {
    __u64 rip;
    __u32 is_write;
    __u32 pad;
} tpr access;
```

To be documented (KVM TPR ACCESS REPORTING).

```
/* KVM_EXIT_S390_SIEIC */
struct {
     __u8 icptcode;
     __u64 mask; /* psw upper half */
     _u64 addr; /* psw lower half */
     _u16 ipa;
     _u32 ipb;
} s390_sieic;
```

s390 specific.

```
/* KVM_EXIT_S390_RESET */
#define KVM_S390_RESET_POR 1
#define KVM_S390_RESET_CLEAR 2
#define KVM_S390_RESET_SUBSYSTEM 4
#define KVM_S390_RESET_CPU_INIT 8
#define KVM_S390_RESET_IPL 16
___u64_s390_reset_flags;
```

s390 specific.

s390 specific. A page fault has occurred for a user controlled virtual machine (KVM\_VM\_S390\_UNCONTROL) on it's host page table that cannot be resolved by the kernel. The program code and the translation exception code that were placed in the cpu's lowcore are presented here as defined by the z Architecture Principles of Operation Book in the Chapter for Dynamic Address Translation (DAT)

Deprecated - was used for 440 KVM.

```
/* KVM_EXIT_OSI */
struct {
     __u64 gprs[32];
} osi;
```

MOL uses a special hypercall interface it calls 'OSI'. To enable it, we catch hypercalls and exit with this exit struct that contains all the guest gprs.

If exit\_reason is KVM\_EXIT\_OSI, then the vcpu has triggered such a hypercall. Userspace can now handle the hypercall and when it's done modify the gprs as necessary. Upon guest entry all guest GPRs will then be replaced by the values in this struct.

This is used on 64-bit PowerPC when emulating a pSeries partition, e.g. with the 'pseries' machine type in qemu. It occurs when the guest does a hypercall using the 'sc 1' instruction. The 'nr' field contains the hypercall number (from the guest R3), and 'args' contains the arguments (from the guest R4 - R12). Userspace should put the return code in 'ret' and any extra returned values in args[]. The possible hypercalls are defined in the Power Architecture Platform Requirements (PAPR) document available from www.power.org (free developer registration required to access it).

s390 specific. This exit occurs when KVM\_CAP\_S390\_CSS\_SUPPORT has been enabled and TEST SUBCHANNEL was intercepted. If dequeued is set, a pending I/O interrupt for the target subchannel has been dequeued and subchannel\_id, subchannel\_nr, io\_int\_parm and io\_int\_word contain the parameters for that interrupt. ipb is needed for instruction parameter decoding.

On FSL BookE PowerPC chips, the interrupt controller has a fast patch interrupt acknowledge path to the core. When the core successfully delivers an interrupt, it automatically populates the EPR register with the interrupt vector number and acknowledges the interrupt inside the interrupt controller.

In case the interrupt controller lives in user space, we need to do the interrupt acknowledge cycle through it to fetch the next to be delivered interrupt vector using this exit.

It gets triggered whenever both KVM\_CAP\_PPC\_EPR are enabled and an external interrupt has just been delivered into the guest. User space should put the acknowledged interrupt vector into the 'epr' field.

```
/* KVM_EXIT_SYSTEM_EVENT */
struct {

#define KVM_SYSTEM_EVENT_SHUTDOWN 1

#define KVM_SYSTEM_EVENT_RESET 2

#define KVM_SYSTEM_EVENT_CRASH 3

___u32 type;
__u64 flags;
} system event;
```

If exit\_reason is KVM\_EXIT\_SYSTEM\_EVENT then the vcpu has triggered a system-level event using some architecture specific mechanism (hypercall or some special instruction). In case of ARM64, this is triggered using HVC instruction based PSCI call from the vcpu. The 'type' field describes the system-level event type. The 'flags' field describes architecture specific flags for the system-level event.

Valid values for 'type' are:

- KVM\_SYSTEM\_EVENT\_SHUTDOWN -- the guest has requested a shutdown of the VM. Userspace is not
  obliged to honour this, and if it does honour this does not need to destroy the VM synchronously (ie it may call
  KVM\_RUN again before shutdown finally occurs).
- KVM\_SYSTEM\_EVENT\_RESET -- the guest has requested a reset of the VM. As with SHUTDOWN,
  userspace can choose to ignore the request, or to schedule the reset to occur in the future and may call KVM\_RUN
  again.
- KVM\_SYSTEM\_EVENT\_CRASH -- the guest crash occurred and the guest has requested a crash condition
  maintenance. Userspace can choose to ignore the request, or to gather VM memory core dump and/or
  reset/shutdown of the VM.

Valid flags are:

• KVM\_SYSTEM\_EVENT\_RESET\_FLAG\_PSCI\_RESET2 (arm64 only) -- the guest issued a SYSTEM\_RESET2 call according to v1.1 of the PSCI specification.

```
/* KVM_EXIT_IOAPIC_EOI */
struct {
    __u8 vector;
} eoi;
```

Indicates that the VCPU's in-kernel local APIC received an EOI for a level-triggered IOAPIC interrupt. This exit only triggers when the IOAPIC is implemented in userspace (i.e. KVM\_CAP\_SPLIT\_IRQCHIP is enabled); the userspace IOAPIC should process the EOI and retrigger the interrupt if it is still asserted. Vector is the LAPIC interrupt vector for which the EOI was received.

```
struct kvm_hyperv_exit {
#define KVM_EXIT_HYPERV_SYNIC 1
#define KVM_EXIT_HYPERV_HCALL 2
#define KVM_EXIT_HYPERV_SYNDBG 3
___u32 type;
u32 pad1;
```

```
union {
               struct {
                        __u32 msr;
                       __u32 pad2;
                         u64 control;
                         u64 evt page;
                        __u64 msg_page;
                } synic;
               struct {
                        u64 input;
                       __u64 result;
                         } hcall;
               struct {
                         u32 msr;
                         u32 pad2;
                        u64 control;
                        __u64 status;
                         u64 send page;
                        __u64 recv_page;
                         u64 pending_page;
               } syndbg;
       } u;
/* KVM EXIT HYPERV */
struct kvm hyperv exit hyperv;
```

Indicates that the VCPU exits into userspace to process some tasks related to Hyper-V emulation.

Valid values for 'type' are:

• KVM\_EXIT\_HYPERV\_SYNIC -- synchronously notify user-space about

Hyper-V SynIC state change. Notification is used to remap SynIC event/message pages and to enable/disable SynIC messages/events processing in userspace.

• KVM\_EXIT\_HYPERV\_SYNDBG -- synchronously notify user-space about

Hyper-V Synthetic debugger state change. Notification is used to either update the pending page location or to send a control command (send the buffer located in send page or recv a buffer to recv page).

Used on arm64 systems. If a guest accesses memory not in a memslot, KVM will typically return to userspace and ask it to do MMIO emulation on its behalf. However, for certain classes of instructions, no instruction decode (direction, length of memory access) is provided, and fetching and decoding the instruction from the VM is overly complicated to live in the kernel.

Historically, when this situation occurred, KVM would print a warning and kill the VM. KVM assumed that if the guest accessed non-memslot memory, it was trying to do I/O, which just couldn't be emulated, and the warning message was phrased accordingly. However, what happened more often was that a guest bug caused access outside the guest memory areas which should lead to a more meaningful warning message and an external abort in the guest, if the access did not fall within an I/O window.

Userspace implementations can query for KVM\_CAP\_ARM\_NISV\_TO\_USER, and enable this capability at VM creation. Once this is done, these types of errors will instead return to userspace with KVM\_EXIT\_ARM\_NISV, with the valid bits from the ESR\_EL2 in the esr\_iss field, and the faulting IPA in the fault\_ipa field. Userspace can either fix up the access if it's actually an I/O access by decoding the instruction from guest memory (if it's very brave) and continue executing the guest, or it can decide to suspend, dump, or restart the guest.

Note that KVM does not skip the faulting instruction as it does for KVM\_EXIT\_MMIO, but userspace has to emulate any change to the processing state if it decides to decode and emulate the instruction.

```
/* KVM_EXIT_X86_RDMSR / KVM_EXIT_X86_WRMSR */
struct {
    __u8 error; /* user -> kernel */
    __u8 pad[7];
    __u32 reason; /* kernel -> user */
    __u32 index; /* kernel -> user */
    __u64 data; /* kernel <-> user */
} msr;
```

Used on x86 systems. When the VM capability KVM\_CAP\_X86\_USER\_SPACE\_MSR is enabled, MSR accesses to registers that would invoke a #GP by KVM kernel code will instead trigger a KVM\_EXIT\_X86\_RDMSR exit for reads and KVM\_EXIT\_X86\_WRMSR exit for writes.

The "reason" field specifies why the MSR trap occurred. User space will only receive MSR exit traps when a particular reason was requested during through ENABLE CAP. Currently valid exit reasons are:

```
KVM_MSR_EXIT_REASON_UNKNOWN - access to MSR that is unknown to KVM KVM_MSR_EXIT_REASON_INVAL - access to invalid MSRs or reserved bits KVM MSR_EXIT_REASON_FILTER - access blocked by KVM_X86_SET_MSR_FILTER
```

For KVM\_EXIT\_X86\_RDMSR, the "index" field tells user space which MSR the guest wants to read. To respond to this request with a successful read, user space writes the respective data into the "data" field and must continue guest execution to ensure the read data is transferred into guest register state.

If the RDMSR request was unsuccessful, user space indicates that with a "1" in the "error" field. This will inject a #GP into the guest when the VCPU is executed again.

For KVM\_EXIT\_X86\_WRMSR, the "index" field tells user space which MSR the guest wants to write. Once finished processing the event, user space must continue vCPU execution. If the MSR write was unsuccessful, user space also sets the "error" field to "1".

Indicates that the VCPU exits into userspace to process some tasks related to Xen emulation.

Valid values for 'type' are:

• KVM\_EXIT\_XEN\_HCALL -- synchronously notify user-space about Xen hypercall. Userspace is expected to place the hypercall result into the appropriate field before invoking KVM\_RUN again.

```
/* KVM_EXIT_RISCV_SBI */
struct {
     unsigned long extension_id;
     unsigned long function_id;
     unsigned long args[6];
     unsigned long ret[2];
} riscv_sbi;
```

System Message: WARNING/2 (D:\onboarding-resources\sample-onboarding-resources\linux-master\Documentation\virt\kvm\[linux-master] [Documentation] [virt] [kvm] api.rst, line 6193)

Literal block ends without a blank line; unexpected unindent.

If exit reason is KVM\_EXIT\_RISCV\_SBI then it indicates that the VCPU has done a SBI call which is not handled by KVM RISC-V kernel module. The details of the SBI call are available in 'riscv\_sbi' member of kvm\_run structure. The 'extension\_id' field of 'riscv\_sbi' represents SBI extension ID whereas the 'function\_id' field represents function ID of given SBI extension. The 'args' array field of 'riscv\_sbi' represents parameters for the SBI call and 'ret' array field represents return values. The userspace should update the return values of SBI call before resuming the VCPU. For more details on RISC-V SBI spec refer, https://github.com/riscv/riscv-sbi-doc.

If KVM\_CAP\_SYNC\_REGS is defined, these fields allow userspace to access certain guest registers without having to call SET/GET\_\*REGS. Thus we can avoid some system call overhead if userspace has to handle the exit. Userspace can query the validity of the structure by checking kvm\_valid\_regs for specific bits. These bits are architecture specific and usually define the validity of a groups of registers. (e.g. one bit for general purpose registers)

Please note that the kernel is allowed to use the kvm\_run structure as the primary storage for certain register types. Therefore, the kernel may use the values in kvm run even if the corresponding bit in kvm dirty regs is not set.

};

# 6. Capabilities that can be enabled on vCPUs

There are certain capabilities that change the behavior of the virtual CPU or the virtual machine when enabled. To enable them, please see section 4.37. Below you can find a list of capabilities and what their effect on the vCPU or the virtual machine is when enabling them.

The following information is provided along with the description:

Architectures:

which instruction set architectures provide this ioctl. x86 includes both i386 and x86 64.

Target:

whether this is a per-vcpu or per-vm capability.

Parameters:

what parameters are accepted by the capability.

Returns:

the return value. General error numbers (EBADF, ENOMEM, EINVAL) are not detailed, but errors with specific meanings are.

## 6.1 KVM\_CAP\_PPC\_OSI

Architectures: ppc Target: vcpu Parameters: none

**Returns:** 0 on success; -1 on error

This capability enables interception of OSI hypercalls that otherwise would be treated as normal system calls to be injected into the guest. OSI hypercalls were invented by Mac-on-Linux to have a standardized communication mechanism between the guest and the host

When this capability is enabled, KVM EXIT OSI can occur.

### 6.2 KVM\_CAP\_PPC\_PAPR

Architectures: ppc
Target: vcpu
Parameters: none

**Returns:** 0 on success; -1 on error

This capability enables interception of PAPR hypercalls. PAPR hypercalls are done using the hypercall instruction "sc 1".

It also sets the guest privilege level to "supervisor" mode. Usually the guest runs in "hypervisor" privilege mode with a few missing features.

In addition to the above, it changes the semantics of SDR1. In this mode, the HTAB address part of SDR1 contains an HVA instead of a GPA, as PAPR keeps the HTAB invisible to the guest.

When this capability is enabled, KVM EXIT PAPR HCALL can occur.

## 6.3 KVM\_CAP\_SW\_TLB

**Architectures:** ppc Target: vcpu

**Parameters:** args[0] is the address of a struct kvm config tlb

**Returns:** 0 on success; -1 on error

```
struct kvm_config_tlb {
    __u64 params;
    __u64 array;
    __u32 mmu_type;
    __u32 array_len;
};
```

Configures the virtual CPU's TLB array, establishing a shared memory area between userspace and KVM. The "params" and "array" fields are userspace addresses of mmu-type-specific data structures. The "array\_len" field is an safety mechanism, and should be set to the size in bytes of the memory that userspace has reserved for the array. It must be at least the size dictated by "mmu\_type" and "params".

While KVM\_RUN is active, the shared region is under control of KVM. Its contents are undefined, and any modification by userspace results in boundedly undefined behavior.

On return from KVM\_RUN, the shared region will reflect the current state of the guest's TLB. If userspace makes any changes, it must call KVM DIRTY TLB to tell KVM which entries have been changed, prior to calling KVM RUN again on this vcpu.

For mmu types KVM MMU\_FSL\_BOOKE\_NOHV and KVM\_MMU\_FSL\_BOOKE\_HV:

- The "params" field is of type "struct kvm book3e 206 tlb params".
- The "array" field points to an array of type "struct kvm\_book3e\_206\_tlb\_entry".
- The array consists of all entries in the first TLB, followed by all entries in the second TLB.
- Within a TLB, entries are ordered first by increasing set number. Within a set, entries are ordered by way (increasing ESEL).
- The hash for determining set number in TLB0 is: (MAS2 >> 12) & (num\_sets 1) where "num\_sets" is the tlb sizes[] value divided by the tlb ways[] value.
- The tsize field of mas1 shall be set to 4K on TLB0, even though the hardware ignores this value for TLB0.

# 6.4 KVM\_CAP\_S390\_CSS\_SUPPORT

Architectures: s390 Target: vcpu Parameters: none

**Returns:** 0 on success; -1 on error

This capability enables support for handling of channel I/O instructions.

TEST PENDING INTERRUPTION and the interrupt portion of TEST SUBCHANNEL are handled in-kernel, while the other I/O instructions are passed to userspace.

When this capability is enabled, KVM EXIT S390 TSCH will occur on TEST SUBCHANNEL intercepts.

Note that even though this capability is enabled per-vcpu, the complete virtual machine is affected.

### 6.5 KVM\_CAP\_PPC\_EPR

**Architectures:** ppc **Target:** vcpu

**Parameters:** args[0] defines whether the proxy facility is active

**Returns:** 0 on success; -1 on error

This capability enables or disables the delivery of interrupts through the external proxy facility.

When enabled (args[0] != 0), every time the guest gets an external interrupt delivered, it automatically exits into user space with a KVM EXIT EPR exit to receive the topmost interrupt vector.

When disabled (args[0] = 0), behavior is as if this facility is unsupported.

When this capability is enabled, KVM EXIT EPR can occur.

#### 6.6 KVM CAP IRQ MPIC

Architectures: ppc

**Parameters:** args[0] is the MPIC device fd; args[1] is the MPIC CPU number for this vcpu

This capability connects the vepu to an in-kernel MPIC device.

#### 6.7 KVM CAP IRQ XICS

**Architectures:** ppc **Target:** vcpu

Parameters: args[0] is the XICS device fd; args[1] is the XICS CPU number (server ID) for this vcpu

This capability connects the vcpu to an in-kernel XICS device.

## 6.8 KVM\_CAP\_S390\_IRQCHIP

Architectures: s390
Target: vm
Parameters: none

This capability enables the in-kernel irqchip for s390. Please refer to "4.24 KVM\_CREATE\_IRQCHIP" for details.

#### 6.9 KVM CAP MIPS FPU

**Architectures:** mips **Target:** vcpu

**Parameters:** args[0] is reserved for future use (should be 0).

This capability allows the use of the host Floating Point Unit by the guest. It allows the Config1.FP bit to be set to enable the FPU in the guest. Once this is done the KVM\_REG\_MIPS\_FPR\_\* and KVM\_REG\_MIPS\_FCR\_\* registers can be accessed (depending on the current guest FPU register mode), and the Status.FR, Config5.FRE bits are accessible via the KVM API and also from the guest, depending on them being supported by the FPU.

### 6.10 KVM\_CAP\_MIPS\_MSA

**Architectures:** mips **Target:** vcpu

**Parameters:** args[0] is reserved for future use (should be 0).

This capability allows the use of the MIPS SIMD Architecture (MSA) by the guest. It allows the Config3.MSAP bit to be set to enable the use of MSA by the guest. Once this is done the  $KVM\_REG\_MIPS\_VEC\_*$  and  $KVM\_REG\_MIPS\_MSA\_*$  registers can be accessed, and the Config5.MSAEn bit is accessible via the KVM API and also from the guest.

### 6.74 KVM\_CAP\_SYNC\_REGS

Architectures: s390, x86

**Target:** s390: always enabled, x86: vcpu

Parameters: none

**Returns:** x86: KVM CHECK EXTENSION returns a bit-array indicating which register sets are supported

(bitfields defined in arch/x86/include/uapi/asm/kvm.h).

As described above in the kvm\_sync\_regs struct info in section 5 (kvm\_run): KVM\_CAP\_SYNC\_REGS "allow[s] userspace to access certain guest registers without having to call SET/GET\_\*REGS". This reduces overhead by eliminating repeated ioctl calls for setting and/or getting register values. This is particularly important when userspace is making synchronous guest state modifications, e.g. when emulating and/or intercepting instructions in userspace.

For s390 specifics, please refer to the source code.

For x86:

- the register sets to be copied out to kvm run are selectable by userspace (rather that all sets being copied out for every exit).
- vcpu events are available in addition to regs and sregs.

For x86, the 'kvm\_valid\_regs' field of struct kvm\_run is overloaded to function as an input bit-array field set by userspace to indicate the specific register sets to be copied out on the next exit.

To indicate when userspace has modified values that should be copied into the vCPU, the all architecture bitarray field, 'kvm\_dirty\_regs' must be set. This is done using the same bitflags as for the 'kvm\_valid\_regs' field. If the dirty bit is not set, then the register set values will not be copied into the vCPU even if they've been modified.

Unused bitfields in the bitarrays must be set to zero.

```
struct kvm_sync_regs {
    struct kvm_regs regs;
    struct kvm_sregs sregs;
    struct kvm_vcpu_events events;
};
```

### 6.75 KVM\_CAP\_PPC\_IRQ\_XIVE

**Architectures:** ppc **Target:** vcpu

Parameters: args[0] is the XIVE device fd; args[1] is the XIVE CPU number (server ID) for this vcpu

This capability connects the vcpu to an in-kernel XIVE device.

# 7. Capabilities that can be enabled on VMs

There are certain capabilities that change the behavior of the virtual machine when enabled. To enable them, please see section 4.37. Below you can find a list of capabilities and what their effect on the VM is when enabling them.

The following information is provided along with the description:

Architectures:

which instruction set architectures provide this ioctl. x86 includes both i386 and x86\_64.

Parameters:

what parameters are accepted by the capability.

Returns:

the return value. General error numbers (EBADF, ENOMEM, EINVAL) are not detailed, but errors with specific meanings are.

### 7.1 KVM CAP PPC ENABLE HCALL

**Architectures:** ppc

**Parameters:** args[0] is the sPAPR hcall number; args[1] is 0 to disable, 1 to enable in-kernel handling

This capability controls whether individual sPAPR hypercalls (healls) get handled by the kernel or not. Enabling or disabling in-kernel handling of an heall is effective across the VM. On creation, an initial set of healls are enabled for in-kernel handling, which consists of those healls for which in-kernel handlers were implemented before this capability was implemented. If disabled, the kernel will not to attempt to handle the heall, but will always exit to userspace to handle it. Note that it may not make sense to enable some and disable others of a group of related healls, but KVM does not prevent userspace from doing that.

If the hcall number specified is not one that has an in-kernel implementation, the KVM\_ENABLE\_CAP ioctl will fail with an EINVAL error.

### 7.2 KVM\_CAP\_S390\_USER\_SIGP

**Architectures:** s390 **Parameters:** none

This capability controls which SIGP orders will be handled completely in user space. With this capability enabled, all fast orders will be handled completely in the kernel:

- SENSE
- SENSE RUNNING
- EXTERNAL CALL
- EMERGENCY SIGNAL
- CONDITIONAL EMERGENCY SIGNAL

All other orders will be handled completely in user space.

Only privileged operation exceptions will be checked for in the kernel (or even in the hardware prior to interception). If this capability is not enabled, the old way of handling SIGP orders is used (partially in kernel and user space).

## 7.3 KVM\_CAP\_S390\_VECTOR\_REGISTERS

**Architectures:** s390 **Parameters:** none

**Returns:** 0 on success, negative value on error

Allows use of the vector registers introduced with z13 processor, and provides for the synchronization between host and user space. Will return -EINVAL if the machine does not support vectors.

#### 7.4 KVM CAP S390 USER STSI

Architectures: s390 Parameters: none

This capability allows post-handlers for the STSI instruction. After initial handling in the kernel, KVM exits to user space with KVM\_EXIT\_S390\_STSI to allow user space to insert further data.

Before exiting to userspace, kvm handlers should fill in s390 stsi field of vcpu->run:

```
struct {
    __u64 addr;
    __u8 ar;
    __u8 reserved;
    __u8 fc;
    __u8 sel1;
    __u16 sel2;
} s390_stsi;

@addr - guest address of STSI SYSIB
@fc - function code
@sel1 - selector 1
@sel2 - selector 2
@ar - access register number
```

KVM handlers should exit to userspace with rc = -EREMOTE.

### 7.5 KVM CAP SPLIT IRQCHIP

Architectures: x86

**Parameters:** args[0] - number of routes reserved for userspace IOAPICs

**Returns:** 0 on success, -1 on error

Create a local apic for each processor in the kernel. This can be used instead of KVM\_CREATE\_IRQCHIP if the userspace VMM wishes to emulate the IOAPIC and PIC (and also the PIT, even though this has to be enabled separately).

This capability also enables in kernel routing of interrupt requests; when KVM\_CAP\_SPLIT\_IRQCHIP only routes of KVM\_IRQ\_ROUTING\_MSI type are used in the IRQ routing table. The first args[0] MSI routes are reserved for the IOAPIC pins. Whenever the LAPIC receives an EOI for these routes, a KVM\_EXIT\_IOAPIC\_EOI vmexit will be reported to userspace.

Fails if VCPU has already been created, or if the irqchip is already in the kernel (i.e. KVM\_CREATE\_IRQCHIP has already been called).

# 7.6 KVM\_CAP\_S390\_RI

**Architectures:** s390 **Parameters:** none

Allows use of runtime-instrumentation introduced with zEC12 processor. Will return -EINVAL if the machine does not support runtime-instrumentation. Will return -EBUSY if a VCPU has already been created.

### 7.7 KVM\_CAP\_X2APIC\_API

**Architectures:** x86

**Parameters:** args[0] - features that should be enabled

**Returns:** 0 on success, -EINVAL when args[0] contains invalid features

Valid feature flags in args[0] are:

```
#define KVM_X2APIC_API_USE_32BIT_IDS (1ULL << 0)
#define KVM_X2APIC_API_DISABLE_BROADCAST_QUIRK (1ULL << 1)</pre>
```

Enabling KVM\_X2APIC\_API\_USE\_32BIT\_IDS changes the behavior of KVM\_SET\_GSI\_ROUTING, KVM\_SIGNAL\_MSI, KVM\_SET\_LAPIC, and KVM\_GET\_LAPIC, allowing the use of 32-bit APIC IDs. See KVM\_CAP\_X2APIC\_API in their respective sections.

KVM\_X2APIC\_API\_DISABLE\_BROADCAST\_QUIRK must be enabled for x2APIC to work in logical mode or with more than 255 VCPUs. Otherwise, KVM treats 0xff as a broadcast even in x2APIC mode in order to support physical x2APIC without interrupt remapping. This is undesirable in logical mode, where 0xff represents CPUs 0-7 in cluster 0.

### 7.8 KVM\_CAP\_S390\_USER\_INSTR0

Architectures: s390 Parameters: none

With this capability enabled, all illegal instructions 0x0000 (2 bytes) will be intercepted and forwarded to user space. User space can use this mechanism e.g. to realize 2-byte software breakpoints. The kernel will not inject an operating exception for these instructions, user space has to take care of that.

This capability can be enabled dynamically even if VCPUs were already created and are running.

#### 7.9 KVM CAP S390 GS

Architectures: s390 Parameters: none

**Returns:** 0 on success; -EINVAL if the machine does not support guarded storage; -EBUSY if a VCPU has

already been created.

Allows use of guarded storage for the KVM guest.

### 7.10 KVM\_CAP\_S390\_AIS

**Architectures:** s390 **Parameters:** none

Allow use of adapter-interruption suppression. :Returns: 0 on success; -EBUSY if a VCPU has already been created.

### 7.11 KVM\_CAP\_PPC\_SMT

Architectures: ppc

Parameters: vsmt mode, flags

Enabling this capability on a VM provides userspace with a way to set the desired virtual SMT mode (i.e. the number of virtual CPUs per virtual core). The virtual SMT mode, vsmt\_mode, must be a power of 2 between 1 and 8. On POWER8, vsmt\_mode must also be no greater than the number of threads per subcore for the host. Currently flags must be 0. A successful call to enable this

capability will result in vsmt\_mode being returned when the KVM\_CAP\_PPC\_SMT capability is subsequently queried for the VM. This capability is only supported by HV KVM, and can only be set before any VCPUs have been created. The KVM\_CAP\_PPC\_SMT\_POSSIBLE capability indicates which virtual SMT modes are available.

#### 7.12 KVM CAP PPC FWNMI

Architectures: ppc Parameters: none

With this capability a machine check exception in the guest address space will cause KVM to exit the guest with NMI exit reason. This enables QEMU to build error log and branch to guest kernel registered machine check handling routine. Without this capability KVM will branch to guests' 0x200 interrupt vector.

#### 7.13 KVM CAP X86 DISABLE EXITS

Architectures: x86

**Parameters:** args[0] defines which exits are disabled

**Returns:** 0 on success, -EINVAL when args[0] contains invalid exits

Valid bits in args[0] are:

```
#define KVM_X86_DISABLE_EXITS_MWAIT (1 << 0)
#define KVM_X86_DISABLE_EXITS_HLT (1 << 1)
#define KVM_X86_DISABLE_EXITS_PAUSE (1 << 2)
#define KVM_X86_DISABLE_EXITS_CSTATE (1 << 3)</pre>
```

Enabling this capability on a VM provides userspace with a way to no longer intercept some instructions for improved latency in some workloads, and is suggested when vCPUs are associated to dedicated physical CPUs. More bits can be added in the future; userspace can just pass the KVM\_CHECK\_EXTENSION result to KVM\_ENABLE\_CAP to disable all such vmexits.

Do not enable KVM FEATURE PV UNHALT if you disable HLT exits.

### 7.14 KVM CAP S390 HPAGE 1M

**Architectures:** s390 **Parameters:** none

**Returns:** 0 on success, -EINVAL if hpage module parameter was not set or cmma is enabled, or the VM has the

KVM\_VM\_S390\_UCONTROL flag set

With this capability the KVM support for memory backing with 1m pages through hugetlbfs can be enabled for a VM. After the capability is enabled, cmma can't be enabled anymore and pfinfi and the storage key interpretation are disabled. If cmma has already been enabled or the hpage module parameter is not set to 1, -EINVAL is returned.

While it is generally possible to create a huge page backed VM without this capability, the VM will not be able to run.

#### 7.15 KVM CAP MSR PLATFORM INFO

Architectures: x86

**Parameters:** args[0] whether feature should be enabled or not

With this capability, a guest may read the MSR\_PLATFORM\_INFO MSR. Otherwise, a #GP would be raised when the guest tries to access. Currently, this capability does not enable write permissions of this MSR for the guest.

## 7.16 KVM CAP PPC NESTED HV

**Architectures:** ppc **Parameters:** none

**Returns:** 0 on success, -EINVAL when the implementation doesn't support nested-HV virtualization.

HV-KVM on POWER9 and later systems allows for "nested-HV" virtualization, which provides a way for a guest VM to run guests that can run using the CPU's supervisor mode (privileged non-hypervisor state). Enabling this capability on a VM depends on the CPU having the necessary functionality and on the facility being enabled with a kvm-hv module parameter.

# 7.17 KVM\_CAP\_EXCEPTION\_PAYLOAD

**Architectures:** x86

**Parameters:** args[0] whether feature should be enabled or not

With this capability enabled, CR2 will not be modified prior to the emulated VM-exit when L1 intercepts a #PF exception that occurs in L2. Similarly, for kvm-intel only, DR6 will not be modified prior to the emulated VM-exit when L1 intercepts a #DB exception that occurs in L2. As a result, when KVM\_GET\_VCPU\_EVENTS reports a pending #PF (or #DB) exception for L2, exception.has\_payload will be set and the faulting address (or the new DR6 bits\*) will be reported in the exception\_payload field. Similarly, when userspace injects a #PF (or #DB) into L2 using KVM\_SET\_VCPU\_EVENTS, it is expected to set exception.has\_payload and to put the faulting address - or the new DR6 bits[3] - in the exception\_payload field.

This capability also enables exception.pending in struct kvm\_vcpu\_events, which allows userspace to distinguish between pending and injected exceptions.

[3] For the new DR6 bits, note that bit 16 is set iff the #DB exception will clear DR6.RTM.

7.18 KVM CAP MANUAL DIRTY LOG PROTECT2

**Architectures:** x86, arm64, mips

**Parameters:** args[0] whether feature should be enabled or not

Valid flags are:

```
#define KVM_DIRTY_LOG_MANUAL_PROTECT_ENABLE (1 << 0)
#define KVM DIRTY_LOG_INITIALLY_SET (1 << 1)</pre>
```

With KVM\_DIRTY\_LOG\_MANUAL\_PROTECT\_ENABLE is set, KVM\_GET\_DIRTY\_LOG will not automatically clear and write-protect all pages that are returned as dirty. Rather, userspace will have to do this operation separately using KVM\_CLEAR\_DIRTY\_LOG.

At the cost of a slightly more complicated operation, this provides better scalability and responsiveness for two reasons. First, KVM\_CLEAR\_DIRTY\_LOG ioctl can operate on a 64-page granularity rather than requiring to sync a full memslot; this ensures that KVM does not take spinlocks for an extended period of time. Second, in some cases a large amount of time can pass between a call to KVM\_GET\_DIRTY\_LOG and userspace actually using the data in the page. Pages can be modified during this time, which is inefficient for both the guest and userspace: the guest will incur a higher penalty due to write protection faults, while userspace can see false reports of dirty pages. Manual reprotection helps reducing this time, improving guest performance and reducing the number of dirty log false positives.

With KVM\_DIRTY\_LOG\_INITIALLY\_SET set, all the bits of the dirty bitmap will be initialized to 1 when created. This also improves performance because dirty logging can be enabled gradually in small chunks on the first call to

KVM CLEAR DIRTY LOG. KVM DIRTY LOG INITIALLY SET depends on

KVM DIRTY LOG MANUAL PROTECT ENABLE (it is also only available on x86 and arm64 for now).

KVM\_CAP\_MANUAL\_DIRTY\_LOG\_PROTECT2 was previously available under the name

KVM\_CAP\_MANUAL\_DIRTY\_LOG\_PROTECT, but the implementation had bugs that make it hard or impossible to use it correctly. The availability of KVM\_CAP\_MANUAL\_DIRTY\_LOG\_PROTECT2 signals that those bugs are fixed. Userspace should not try to use KVM\_CAP\_MANUAL\_DIRTY\_LOG\_PROTECT.

# 7.19 KVM CAP PPC SECURE GUEST

Architectures: ppc

This capability indicates that KVM is running on a host that has ultravisor firmware and thus can support a secure guest. On such a system, a guest can ask the ultravisor to make it a secure guest, one whose memory is inaccessible to the host except for pages which are explicitly requested to be shared with the host. The ultravisor notifies KVM when a guest requests to become a secure guest, and KVM has the opportunity to veto the transition.

If present, this capability can be enabled for a VM, meaning that KVM will allow the transition to secure guest mode. Otherwise KVM will veto the transition.

### 7.20 KVM\_CAP\_HALT\_POLL

Architectures: all VM

**Parameters:** args[0] is the maximum poll time in nanoseconds

**Returns:** 0 on success; -1 on error

This capability overrides the kvm module parameter halt\_poll\_ns for the target VM.

VCPU polling allows a VCPU to poll for wakeup events instead of immediately scheduling during guest halts. The maximum time a VCPU can spend polling is controlled by the kvm module parameter halt\_poll\_ns. This capability allows the maximum halt time to specified on a per-VM basis, effectively overriding the module parameter for the target VM.

#### 7.21 KVM CAP X86 USER SPACE MSR

Architectures: x86 Target: VM

Parameters: args[0] contains the mask of KVM MSR EXIT REASON \* events to report

**Returns:** 0 on success; -1 on error

This capability enables trapping of #GP invoking RDMSR and WRMSR instructions into user space.

When a guest requests to read or write an MSR, KVM may not implement all MSRs that are relevant to a respective system. It also does not differentiate by CPU type.

To allow more fine grained control over MSR handling, user space may enable this capability. With it enabled, MSR accesses that match the mask specified in args[0] and trigger a #GP event inside the guest by KVM will instead trigger

KVM\_EXIT\_X86\_RDMSR and KVM\_EXIT\_X86\_WRMSR exit notifications which user space can then handle to implement model specific MSR handling and/or user notifications to inform a user that an MSR was not handled.

## 7.22 KVM\_CAP\_X86\_BUS\_LOCK\_EXIT

Architectures: x86 Target: VM

**Parameters:** args[0] defines the policy used when bus locks detected in guest **Returns:** 0 on success, -EINVAL when args[0] contains invalid bits

Valid bits in args[0] are:

```
#define KVM_BUS_LOCK_DETECTION_OFF (1 << 0)
#define KVM_BUS_LOCK_DETECTION_EXIT (1 << 1)</pre>
```

Enabling this capability on a VM provides userspace with a way to select a policy to handle the bus locks detected in guest. Userspace can obtain the supported modes from the result of KVM\_CHECK\_EXTENSION and define it through the KVM\_ENABLE\_CAP.

KVM\_BUS\_LOCK\_DETECTION\_OFF and KVM\_BUS\_LOCK\_DETECTION\_EXIT are supported currently and mutually exclusive with each other. More bits can be added in the future.

With KVM\_BUS\_LOCK\_DETECTION\_OFF set, bus locks in guest will not cause vm exits so that no additional actions are needed. This is the default mode.

With KVM\_BUS\_LOCK\_DETECTION\_EXIT set, vm exits happen when bus lock detected in VM. KVM just exits to userspace when handling them. Userspace can enforce its own throttling or other policy based mitigations.

This capability is aimed to address the thread that VM can exploit bus locks to degree the performance of the whole system. Once the userspace enable this capability and select the KVM\_BUS\_LOCK\_DETECTION\_EXIT mode, KVM will set the KVM\_RUN\_BUS\_LOCK flag in vcpu-run->flags field and exit to userspace. Concerning the bus lock vm exit can be preempted by a higher priority VM exit, the exit notifications to userspace can be KVM\_EXIT\_BUS\_LOCK or other reasons. KVM\_RUN\_BUS\_LOCK flag is used to distinguish between them.

### 7.23 KVM\_CAP\_PPC\_DAWR1

**Architectures:** ppc **Parameters:** none

**Returns:** 0 on success, -EINVAL when CPU doesn't support 2nd DAWR

This capability can be used to check / enable 2nd DAWR feature provided by POWER10 processor.

# 7.24 KVM\_CAP\_VM\_COPY\_ENC\_CONTEXT\_FROM

Architectures: x86 SEV enabled Type: vm Parameters: args[0] is the fd of the source vm Returns: 0 on success; ENOTTY on error

This capability enables userspace to copy encryption context from the vm indicated by the fd to the vm this is called on.

This is intended to support in-guest workloads scheduled by the host. This allows the in-guest workload to maintain its own NPTs and keeps the two vms from accidentally clobbering each other with interrupts and the like (separate APIC/MSRs/etc).

#### 7.25 KVM CAP SGX ATTRIBUTE

Architectures: x86 Target: VM

**Parameters:** args[0] is a file handle of a SGX attribute file in securityfs

**Returns:** 0 on success, -EINVAL if the file handle is invalid or if a requested attribute is not supported by KVM.

KVM\_CAP\_SGX\_ATTRIBUTE enables a userspace VMM to grant a VM access to one or more priveleged enclave attributes. args[0] must hold a file handle to a valid SGX attribute file corresponding to an attribute that is supported/restricted by KVM (currently only PROVISIONKEY).

The SGX subsystem restricts access to a subset of enclave attributes to provide additional security for an uncompromised kernel, e.g. use of the PROVISIONKEY is restricted to deter malware from using the PROVISIONKEY to obtain a stable system fingerprint. To prevent userspace from circumventing such restrictions by running an enclave in a VM, KVM prevents access to privileged attributes by default.

See Documentation/x86/sgx.rst for more details.

### 7.26 KVM\_CAP\_PPC\_RPT\_INVALIDATE

Capability: KVM\_CAP\_PPC\_RPT\_INVALIDATE

**Architectures:** ppc **Type:** vm

This capability indicates that the kernel is capable of handling H\_RPT\_INVALIDATE hcall.

In order to enable the use of H\_RPT\_INVALIDATE in the guest, user space might have to advertise it for the guest. For example, IBM pSeries (sPAPR) guest starts using it if "hcall-rpt-invalidate" is present in the "ibm,hypertas-functions" device-tree property.

This capability is enabled for hypervisors on platforms like POWER9 that support radix MMU.

### 7.27 KVM\_CAP\_EXIT\_ON\_EMULATION\_FAILURE

Architectures: x86

**Parameters:** args[0] whether the feature should be enabled or not

When this capability is enabled, an emulation failure will result in an exit to userspace with KVM\_INTERNAL\_ERROR (except when the emulator was invoked to handle a VMware backdoor instruction). Furthermore, KVM will now provide up to 15 instruction bytes for any exit to userspace resulting from an emulation failure. When these exits to userspace occur use the emulation\_failure struct instead of the internal struct. They both have the same layout, but the emulation\_failure struct matches the content better. It also explicitly defines the 'flags' field which is used to describe the fields in the struct that are valid (ie: if KVM\_INTERNAL\_ERROR\_EMULATION\_FLAG\_INSTRUCTION\_BYTES is set in the 'flags' field then both 'insn\_size' and 'insn bytes' have valid data in them.)

## 7.28 KVM\_CAP\_ARM\_MTE

**Architectures:** arm64 **Parameters:** none

This capability indicates that KVM (and the hardware) supports exposing the Memory Tagging Extensions (MTE) to the guest. It must also be enabled by the VMM before creating any VCPUs to allow the guest access. Note that MTE is only available to a guest running in AArch64 mode and enabling this capability will cause attempts to create AArch32 VCPUs to fail.

When enabled the guest is able to access tags associated with any memory given to the guest. KVM will ensure that the tags are maintained during swap or hibernation of the host; however the VMM needs to manually save/restore the tags as appropriate if the VM is migrated.

When this capability is enabled all memory in memslots must be mapped as not-shareable (no MAP\_SHARED), attempts to create a memslot with a MAP\_SHARED mmap will result in an -EINVAL return.

When enabled the VMM may make use of the KVM ARM MTE COPY TAGS local to perform a bulk copy of tags to/from the guest.

#### 7.29 KVM CAP VM MOVE ENC CONTEXT FROM

Architectures: x86 SEV enabled Type: vm Parameters: args[0] is the fd of the source vm Returns: 0 on success

This capability enables userspace to migrate the encryption context from the VM indicated by the fd to the VM this is called on.

This is intended to support intra-host migration of VMs between userspace VMMs, upgrading the VMM process without interrupting the guest.

#### 7.30 KVM CAP PPC AIL MODE 3

Capability: KVM\_CAP\_PPC\_AIL\_MODE\_3

**Architectures:** ppc **Type:** vm

This capability indicates that the kernel supports the mode 3 setting for the "Address Translation Mode on Interrupt" aka "Alternate Interrupt Location" resource that is controlled with the H\_SET\_MODE hypercall.

This capability allows a guest kernel to use a better-performance mode for handling interrupts and system calls.

### 7.31 KVM CAP DISABLE QUIRKS2

**Capability:** KVM\_CAP\_DISABLE\_QUIRKS2 **Parameters:** args[0] - set of KVM quirks to disable

**Architectures:** x86 **Type:** vm

This capability, if enabled, will cause KVM to disable some behavior quirks.

Calling KVM CHECK EXTENSION for this capability returns a bitmask of quirks that can be disabled in KVM.

The argument to KVM\_ENABLE\_CAP for this capability is a bitmask of quirks to disable, and must be a subset of the bitmask returned by KVM\_CHECK\_EXTENSION.

The valid bits in cap.args[0] are:

	By default, the reset value for the LVT LINTO register is 0x700
KVM_X86_QUIRK_LINT0_REENABLED	(APIC_MODE_EXTINT). When this quirk is disabled, the reset value
	is 0x10000 (APIC_LVT_MASKED).

KVM_X86_QUIRK_CD_NW_CLEARED	By default, KVM clears CR0.CD and CR0.NW. When this quirk is disabled, KVM does not change the value of CR0.CD and CR0.NW.
KVM_X86_QUIRK_LAPIC_MMIO_HOLE	By default, the MMIO LAPIC interface is available even when configured for x2APIC mode. When this quirk is disabled, KVM disables the MMIO LAPIC interface if the LAPIC is in x2APIC mode.
KVM_X86_QUIRK_OUT_7E_INC_RIP	By default, KVM pre-increments %rip before exiting to userspace for an OUT instruction to port 0x7e. When this quirk is disabled, KVM does not pre-increment %rip before exiting to userspace.
KVM_X86_QUIRK_MISC_ENABLE_NO_MWAIT	When this quirk is disabled, KVM sets CPUID.01H:ECX[bit 3] (MONITOR/MWAIT) if IA32_MISC_ENABLE[bit 18] (MWAIT) is set. Additionally, when this quirk is disabled, KVM clears CPUID.01H:ECX[bit 3] if IA32_MISC_ENABLE[bit 18] is cleared.

# 8. Other capabilities.

This section lists capabilities that give information about other features of the KVM implementation.

### 8.1 KVM CAP PPC HWRNG

Architectures: ppc

This capability, if KVM\_CHECK\_EXTENSION indicates that it is available, means that the kernel has an implementation of the H\_RANDOM hypercall backed by a hardware random-number generator. If present, the kernel H\_RANDOM handler can be enabled for guest use with the KVM\_CAP\_PPC\_ENABLE\_HCALL capability.

### 8.2 KVM CAP HYPERV SYNIC

Architectures: x86

This capability, if KVM\_CHECK\_EXTENSION indicates that it is available, means that the kernel has an implementation of the Hyper-V Synthetic interrupt controller(SynIC). Hyper-V SynIC is used to support Windows Hyper-V based guest paravirt drivers(VMBus).

In order to use SynIC, it has to be activated by setting this capability via KVM\_ENABLE\_CAP ioctl on the vcpu fd. Note that this will disable the use of APIC hardware virtualization even if supported by the CPU, as it's incompatible with SynIC auto-EOI behavior.

### 8.3 KVM\_CAP\_PPC\_RADIX\_MMU

**Architectures:** ppc

This capability, if KVM\_CHECK\_EXTENSION indicates that it is available, means that the kernel can support guests using the radix MMU defined in Power ISA V3.00 (as implemented in the POWER9 processor).

# 8.4 KVM\_CAP\_PPC\_HASH\_MMU\_V3

Architectures: ppc

This capability, if KVM\_CHECK\_EXTENSION indicates that it is available, means that the kernel can support guests using the hashed page table MMU defined in Power ISA V3.00 (as implemented in the POWER9 processor), including in-memory segment tables.

#### 8.5 KVM CAP MIPS VZ

Architectures: mips

This capability, if KVM\_CHECK\_EXTENSION on the main kvm handle indicates that it is available, means that full hardware assisted virtualization capabilities of the hardware are available for use through KVM. An appropriate KVM\_VM\_MIPS\_\* type must be passed to KVM\_CREATE\_VM to create a VM which utilises it.

If KVM\_CHECK\_EXTENSION on a kvm VM handle indicates that this capability is available, it means that the VM is using full hardware assisted virtualization capabilities of the hardware. This is useful to check after creating a VM with KVM VM MIPS DEFAULT.

The value returned by KVM\_CHECK\_EXTENSION should be compared against known values (see below). All other values are reserved. This is to allow for the possibility of other hardware assisted virtualization implementations which may be incompatible with the MIPS VZ ASE.

- The trap & emulate implementation is in use to run guest code in user mode. Guest virtual memory segments are rearranged to fit the guest in the user mode address space.
- 1 The MIPS VZ ASE is in use, providing full hardware assisted virtualization, including standard guest virtual memory segments.

### 8.6 KVM CAP MIPS TE

Architectures: mips

This capability, if KVM\_CHECK\_EXTENSION on the main kvm handle indicates that it is available, means that the trap & emulate implementation is available to run guest code in user mode, even if KVM\_CAP\_MIPS\_VZ indicates that hardware assisted virtualisation is also available. KVM\_VM\_MIPS\_TE (0) must be passed to KVM\_CREATE\_VM to create a VM which utilises it.

If KVM\_CHECK\_EXTENSION on a kvm VM handle indicates that this capability is available, it means that the VM is using trap & emulate.

#### 8.7 KVM\_CAP\_MIPS\_64BIT

Architectures: mips

This capability indicates the supported architecture type of the guest, i.e. the supported register and address width.

The values returned when this capability is checked by KVM\_CHECK\_EXTENSION on a kvm VM handle correspond roughly to the CP0\_Config.AT register field, and should be checked specifically against known values (see below). All other values are reserved.

- 0 MIPS32 or microMIPS32. Both registers and addresses are 32-bits wide. It will only be possible to run 32-bit guest code.
  - MIPS64 or microMIPS64 with access only to 32-bit compatibility segments. Registers are 64-bits wide, but addresses are 32-
- bits wide. 64-bit guest code may run but cannot access MIPS64 memory segments. It will also be possible to run 32-bit guest code.
- MIPS64 or microMIPS64 with access to all address segments. Both registers and addresses are 64-bits wide. It will be possible to run 64-bit or 32-bit guest code.

#### 8.9 KVM CAP ARM USER IRQ

**Architectures:** arm64

This capability, if KVM\_CHECK\_EXTENSION indicates that it is available, means that if userspace creates a VM without an inkernel interrupt controller, it will be notified of changes to the output level of in-kernel emulated devices, which can generate virtual interrupts, presented to the VM. For such VMs, on every return to userspace, the kernel updates the vcpu's run->s.regs.device irq level field to represent the actual output level of the device.

Whenever kvm detects a change in the device output level, kvm guarantees at least one return to userspace before running the VM. This exit could either be a KVM\_EXIT\_INTR or any other exit event, like KVM\_EXIT\_MMIO. This way, userspace can always sample the device output level and re-compute the state of the userspace interrupt controller. Userspace should always check the state of run->s.regs.device\_irq\_level on every kvm exit. The value in run->s.regs.device\_irq\_level can represent both level and edge triggered interrupt signals, depending on the device. Edge triggered interrupt signals will exit to userspace with the bit in run->s.regs.device\_irq\_level set exactly once per edge signal.

The field run->s.regs.device\_irq\_level is available independent of run->kvm\_valid\_regs or run->kvm\_dirty\_regs bits.

If KVM\_CAP\_ARM\_USER\_IRQ is supported, the KVM\_CHECK\_EXTENSION local returns a number larger than 0 indicating the version of this capability is implemented and thereby which bits in run->s.regs.device irg level can signal values.

Currently the following bits are defined for the device\_irq\_level bitmap:

```
KVM_CAP_ARM_USER_IRQ >= 1:

KVM_ARM_DEV_EL1_VTIMER - EL1 virtual timer
KVM_ARM_DEV_EL1_PTIMER - EL1 physical timer
KVM_ARM_DEV_PMU - ARM_PMU overflow interrupt signal
```

Future versions of kvm may implement additional events. These will get indicated by returning a higher number from KVM CHECK EXTENSION and will be listed above.

### 8.10 KVM\_CAP\_PPC\_SMT\_POSSIBLE

Architectures: ppc

Querying this capability returns a bitmap indicating the possible virtual SMT modes that can be set using KVM\_CAP\_PPC\_SMT. If bit N (counting from the right) is set, then a virtual SMT mode of 2^N is available.

#### 8.11 KVM CAP HYPERV SYNIC2

Architectures: x86

This capability enables a newer version of Hyper-V Synthetic interrupt controller (SynIC). The only difference with KVM\_CAP\_HYPERV\_SYNIC is that KVM doesn't clear SynIC message and event flags pages when they are enabled by writing to the respective MSRs.

## 8.12 KVM\_CAP\_HYPERV\_VP\_INDEX

Architectures: x86

This capability indicates that userspace can load HV\_X64\_MSR\_VP\_INDEX msr. Its value is used to denote the target vcpu for a SynIC interrupt. For compatibility, KVM initializes this msr to KVM's internal vcpu index. When this capability is absent, userspace can still query this msr's value.

### 8.13 KVM\_CAP\_S390\_AIS\_MIGRATION

Architectures: s390 Parameters: none

This capability indicates if the flic device will be able to get/set the AIS states for migration via the KVM\_DEV\_FLIC\_AISM\_ALL attribute and allows to discover this without having to create a flic device.

#### 8.14 KVM CAP S390 PSW

Architectures: s390

This capability indicates that the PSW is exposed via the kvm run structure.

#### 8.15 KVM CAP S390 GMAP

Architectures: s390

This capability indicates that the user space memory used as guest mapping can be anywhere in the user memory address space, as long as the memory slots are aligned and sized to a segment (1MB) boundary.

#### 8.16 KVM CAP S390 COW

Architectures: s390

This capability indicates that the user space memory used as guest mapping can use copy-on-write semantics as well as dirty pages tracking via read-only page tables.

### 8.17 KVM\_CAP\_S390\_BPB

Architectures: s390

This capability indicates that kvm will implement the interfaces to handle reset, migration and nested KVM for branch prediction blocking. The stfle facility 82 should not be provided to the guest without this capability.

#### 8.18 KVM CAP HYPERV TLBFLUSH

Architectures: x86

This capability indicates that KVM supports paravirtualized Hyper-V TLB Flush hypercalls: HvFlushVirtualAddressSpace, HvFlushVirtualAddressSpaceEx, HvFlushVirtualAddressList, HvFlushVirtualAddressListEx.

### 8.19 KVM\_CAP\_ARM\_INJECT\_SERROR\_ESR

**Architectures:** arm64

This capability indicates that userspace can specify (via the KVM\_SET\_VCPU\_EVENTS ioctl) the syndrome value reported to the guest when it takes a virtual SError interrupt exception. If KVM advertises this capability, userspace can only specify the ISS field for the ESR syndrome. Other parts of the ESR, such as the EC are generated by the CPU when the exception is taken. If this virtual SError is taken to EL1 using AArch64, this value will be reported in the ISS field of ESR ELx.

See KVM\_CAP\_VCPU\_EVENTS for more details.

### 8.20 KVM\_CAP\_HYPERV\_SEND\_IPI

**Architectures:** x86

This capability indicates that KVM supports paravirtualized Hyper-V IPI send hypercalls: HvCallSendSyntheticClusterIpi, HvCallSendSyntheticClusterIpiEx.

### 8.21 KVM\_CAP\_HYPERV\_DIRECT\_TLBFLUSH

Architectures: x86

This capability indicates that KVM running on top of Hyper-V hypervisor enables Direct TLB flush for its guests meaning that TLB flush hypercalls are handled by Level 0 hypervisor (Hyper-V) bypassing KVM. Due to the different ABI for hypercall parameters between Hyper-V and KVM, enabling this capability effectively disables all hypercall handling by KVM (as some KVM hypercall may be mistakenly treated as TLB flush hypercalls by Hyper-V) so userspace should disable KVM identification in CPUID and only exposes Hyper-V identification. In this case, guest thinks it's running on Hyper-V and only use Hyper-V hypercalls.

# 8.22 KVM\_CAP\_S390\_VCPU\_RESETS

Architectures: s390

This capability indicates that the KVM S390 NORMAL RESET and KVM S390 CLEAR RESET ioctls are available.

#### 8.23 KVM CAP S390 PROTECTED

Architectures: s390

This capability indicates that the Ultravisor has been initialized and KVM can therefore start protected VMs. This capability governs the KVM\_S390\_PV\_COMMAND ioctl and the KVM\_MP\_STATE\_LOAD MP\_STATE. KVM\_SET\_MP\_STATE can fail for protected guests when the state change is invalid.

### 8.24 KVM CAP STEAL TIME

**Architectures:** arm64, x86

This capability indicates that KVM supports steal time accounting. When steal time accounting is supported it may be enabled with architecture-specific interfaces. This capability and the architecture-specific interfaces must be consistent, i.e. if one says the feature is supported, than the other should as well and vice versa. For arm64 see Documentation/virt/kvm/devices/vcpu.rst "KVM ARM VCPU PVTIME CTRL". For x86 see Documentation/virt/kvm/msr.rst "MSR KVM STEAL TIME".

### 8.25 KVM CAP S390 DIAG318

Architectures: s390

This capability enables a guest to set information about its control program (i.e. guest kernel type and version). The information is helpful during system/firmware service events, providing additional data about the guest environments running on the machine.

The information is associated with the DIAGNOSE 0x318 instruction, which sets an 8-byte value consisting of a one-byte Control Program Name Code (CPNC) and a 7-byte Control Program Version Code (CPVC). The CPNC determines what environment the control program is running in (e.g. Linux, z/VM...), and the CPVC is used for information specific to OS (e.g. Linux version, Linux distribution...)

If this capability is available, then the CPNC and CPVC can be synchronized between KVM and userspace via the sync regs mechanism (KVM SYNC DIAG318).

### 8.26 KVM\_CAP\_X86\_USER\_SPACE\_MSR

**Architectures:** x86

This capability indicates that KVM supports deflection of MSR reads and writes to user space. It can be enabled on a VM level. If enabled, MSR accesses that would usually trigger a #GP by KVM into the guest will instead get bounced to user space through the KVM EXIT X86 RDMSR and KVM EXIT X86 WRMSR exit notifications.

### 8.27 KVM\_CAP\_X86\_MSR\_FILTER

**Architectures:** x86

This capability indicates that KVM supports that accesses to user defined MSRs may be rejected. With this capability exposed, KVM exports new VM ioctl KVM\_X86\_SET\_MSR\_FILTER which user space can call to specify bitmaps of MSR ranges that KVM should reject access to.

In combination with KVM\_CAP\_X86\_USER\_SPACE\_MSR, this allows user space to trap and emulate MSRs that are outside of the scope of KVM as well as limit the attack surface on KVM's MSR emulation code.

### 8.28 KVM CAP ENFORCE PV FEATURE CPUID

Architectures: x86

When enabled, KVM will disable paravirtual features provided to the guest according to the bits in the KVM\_CPUID\_FEATURES CPUID leaf (0x40000001). Otherwise, a guest may use the paravirtual features regardless of what has actually been exposed through the CPUID leaf.

# 8.29 KVM\_CAP\_DIRTY\_LOG\_RING

Architectures: x86

**Parameters:** args[0] - size of the dirty log ring

KVM is capable of tracking dirty memory using ring buffers that are mmaped into userspace; there is one dirty ring per vcpu.

The dirty ring is available to userspace as an array of struct kvm dirty gfn. Each dirty entry it's defined as:

```
struct kvm_dirty_gfn {
    __u32 flags;
    _u32 slot; /* as id | slot id */
```

```
__u64 offset;
```

The following values are defined for the flags field to define the current state of the entry:

```
#define KVM_DIRTY_GFN_F_DIRTY BIT(0)
#define KVM_DIRTY_GFN_F_RESET BIT(1)
#define KVM_DIRTY_GFN_F_MASK 0x3
```

Userspace should call KVM\_ENABLE\_CAP ioctl right after KVM\_CREATE\_VM ioctl to enable this capability for the new guest and set the size of the rings. Enabling the capability is only allowed before creating any vCPU, and the size of the ring must be a power of two. The larger the ring buffer, the less likely the ring is full and the VM is forced to exit to userspace. The optimal size depends on the workload, but it is recommended that it be at least 64 KiB (4096 entries).

Just like for dirty page bitmaps, the buffer tracks writes to all user memory regions for which the KVM\_MEM\_LOG\_DIRTY\_PAGES flag was set in KVM\_SET\_USER\_MEMORY\_REGION. Once a memory region is registered with the flag set, userspace can start harvesting dirty pages from the ring buffer.

An entry in the ring buffer can be unused (flag bits 00), dirty (flag bits 01) or harvested (flag bits 1x). The state machine for the entry is as follows:

```
dirtied harvested reset
00 -----> 01 ------> 1X -----+
^ |
```

To harvest the dirty pages, userspace accesses the mmaped ring buffer to read the dirty GFNs. If the flags has the DIRTY bit set (at this stage the RESET bit must be cleared), then it means this GFN is a dirty GFN. The userspace should harvest this GFN and mark the flags from state <code>01b</code> to <code>1xb</code> (bit 0 will be ignored by KVM, but bit 1 must be set to show that this GFN is harvested and waiting for a reset), and move on to the next GFN. The userspace should continue to do this until the flags of a GFN have the DIRTY bit cleared, meaning that it has harvested all the dirty GFNs that were available.

It's not necessary for userspace to harvest the all dirty GFNs at once. However it must collect the dirty GFNs in sequence, i.e., the userspace program cannot skip one dirty GFN to collect the one next to it.

After processing one or more entries in the ring buffer, userspace calls the VM ioctl KVM\_RESET\_DIRTY\_RINGS to notify the kernel about it, so that the kernel will reprotect those collected GFNs. Therefore, the ioctl must be called *before* reading the content of the dirty pages.

The dirty ring can get full. When it happens, the KVM\_RUN of the vcpu will return with exit reason KVM\_EXIT\_DIRTY\_LOG\_FULL.

The dirty ring interface has a major difference comparing to the KVM\_GET\_DIRTY\_LOG interface in that, when reading the dirty ring from userspace, it's still possible that the kernel has not yet flushed the processor's dirty page buffers into the kernel buffer (with dirty bitmaps, the flushing is done by the KVM\_GET\_DIRTY\_LOG ioctl). To achieve that, one needs to kick the vcpu out of KVM\_RUN using a signal. The resulting vmexit ensures that all dirty GFNs are flushed to the dirty rings.

NOTE: the capability KVM\_CAP\_DIRTY\_LOG\_RING and the corresponding ioctl KVM\_RESET\_DIRTY\_RINGS are mutual exclusive to the existing ioctls KVM\_GET\_DIRTY\_LOG and KVM\_CLEAR\_DIRTY\_LOG. After enabling KVM\_CAP\_DIRTY\_LOG\_RING with an acceptable dirty ring size, the virtual machine will switch to ring-buffer dirty page tracking and further KVM\_GET\_DIRTY\_LOG or KVM\_CLEAR\_DIRTY\_LOG ioctls will fail.

#### 8.30 KVM CAP XEN HVM

Architectures: x86

This capability indicates the features that Xen supports for hosting Xen PVHVM guests. Valid flags are:

```
#define KVM_XEN_HVM_CONFIG_HYPERCALL_MSR (1 << 0)
#define KVM_XEN_HVM_CONFIG_INTERCEPT_HCALL (1 << 1)
#define KVM_XEN_HVM_CONFIG_SHARED_INFO (1 << 2)
#define KVM_XEN_HVM_CONFIG_RUNSTATE (1 << 2)
#define KVM_XEN_HVM_CONFIG_EVTCHN_2LEVEL (1 << 3)
```

The KVM\_XEN\_HVM\_CONFIG\_HYPERCALL\_MSR flag indicates that the KVM\_XEN\_HVM\_CONFIG ioctl is available, for the guest to set its hypercall page.

If KVM\_XEN\_HVM\_CONFIG\_INTERCEPT\_HCALL is also set, the same flag may also be provided in the flags to KVM\_XEN\_HVM\_CONFIG, without providing hypercall page contents, to request that KVM generate hypercall page content automatically and also enable interception of guest hypercalls with KVM\_EXIT\_XEN.

The KVM\_XEN\_HVM\_CONFIG\_SHARED\_INFO flag indicates the availability of the KVM\_XEN\_HVM\_SET\_ATTR, KVM\_XEN\_HVM\_GET\_ATTR, KVM\_XEN\_VCPU\_SET\_ATTR and KVM\_XEN\_VCPU\_GET\_ATTR ioctls, as well as the delivery of exception vectors for event channel upcalls when the evtchn\_upcall\_pending field of a vcpu's vcpu\_info is set.

The KVM XEN HVM CONFIG RUNSTATE flag indicates that the runstate-related features

KVM\_XEN\_VCPU\_ATTR\_TYPE\_RUNSTATE\_ADDR/\_CURRENT/\_DATA/\_ADJUST are supported by the KVM\_XEN\_VCPU\_SET\_ATTR/KVM\_XEN\_VCPU\_GET\_ATTR ioctls.

The KVM\_XEN\_HVM\_CONFIG\_EVTCHN\_2LEVEL flag indicates that IRQ routing entries of the type KVM\_IRQ\_ROUTING\_XEN\_EVTCHN are supported, with the priority field set to indicate 2 level event channel delivery.

### 8.31 KVM CAP PPC MULTITCE

Capability: KVM CAP PPC MULTITCE

**Architectures:** ppc **Type:** vm

This capability means the kernel is capable of handling hypercalls H\_PUT\_TCE\_INDIRECT and H\_STUFF\_TCE without passing those into the user space. This significantly accelerates DMA operations for PPC KVM guests. User space should expect that its handlers for these hypercalls are not going to be called if user space previously registered LIOBN in KVM (via KVM CREATE SPAPR TCE or similar calls).

In order to enable H\_PUT\_TCE\_INDIRECT and H\_STUFF\_TCE use in the guest, user space might have to advertise it for the guest. For example, IBM pSeries (sPAPR) guest starts using them if "hcall-multi-tce" is present in the "ibm,hypertas-functions" device-tree property.

The hypercalls mentioned above may or may not be processed successfully in the kernel based fast path. If they can not be handled by the kernel, they will get passed on to user space. So user space still has to have an implementation for these despite the in kernel acceleration.

This capability is always enabled.

## 8.32 KVM CAP PTP KVM

Architectures: arm64

This capability indicates that the KVM virtual PTP service is supported in the host. A VMM can check whether the service is available to the guest on migration.

### 8.33 KVM CAP HYPERV ENFORCE CPUID

Architectures: x86

When enabled, KVM will disable emulated Hyper-V features provided to the guest according to the bits Hyper-V CPUID feature leaves. Otherwise, all currently implmented Hyper-V features are provided unconditionally when Hyper-V identification is set in the HYPERV\_CPUID\_INTERFACE (0x40000001) leaf.

## 8.34 KVM\_CAP\_EXIT\_HYPERCALL

Capability: KVM CAP EXIT HYPERCALL

Architectures: x86 Type: vm

This capability, if enabled, will cause KVM to exit to userspace with KVM\_EXIT\_HYPERCALL exit reason to process some hypercalls.

Calling KVM\_CHECK\_EXTENSION for this capability will return a bitmask of hypercalls that can be configured to exit to userspace. Right now, the only such hypercall is KVM HC MAP GPA RANGE.

The argument to KVM\_ENABLE\_CAP is also a bitmask, and must be a subset of the result of KVM\_CHECK\_EXTENSION. KVM will forward to userspace the hypercalls whose corresponding bit is in the argument, and return ENOSYS for the others.

#### 8.35 KVM CAP PMU CAPABILITY

:Capability KVM\_CAP\_PMU\_CAPABILITY :Architectures: x86 :Type: vm :Parameters: arg[0] is bitmask of PMU virtualization capabilities. :Returns 0 on success, -EINVAL when arg[0] contains invalid bits

This capability alters PMU virtualization in KVM.

Calling KVM\_CHECK\_EXTENSION for this capability returns a bitmask of PMU virtualization capabilities that can be adjusted on a VM.

The argument to KVM\_ENABLE\_CAP is also a bitmask and selects specific PMU virtualization capabilities to be applied to the VM. This can only be invoked on a VM prior to the creation of VCPUs.

At this time, KVM\_PMU\_CAP\_DISABLE is the only capability. Setting this capability will disable PMU virtualization for that VM. Usermode should adjust CPUID leaf 0xA to reflect that the PMU is disabled.

# 9. Known KVM API problems

In some cases, KVM's API has some inconsistencies or common pitfalls that userspace need to be aware of. This section details

some of these issues.

Most of them are architecture specific, so the section is split by architecture.

#### 9.1. x86

# ${\tt KVM\_GET\_SUPPORTED\_CPUID}\ \textbf{issues}$

In general, KVM\_GET\_SUPPORTED\_CPUID is designed so that it is possible to take its result and pass it directly to KVM\_SET\_CPUID2. This section documents some cases in which that requires some care.

#### **Local APIC features**

CPU[EAX=1]:ECX[21] (X2APIC) is reported by KVM\_GET\_SUPPORTED\_CPUID, but it can only be enabled if KVM\_CREATE\_IRQCHIP or KVM\_ENABLE\_CAP(KVM\_CAP\_IRQCHIP\_SPLIT) are used to enable in-kernel emulation of the local APIC.

The same is true for the  $KVM\_FEATURE\_PV\_UNHALT$  paravirtualized feature.

CPU[EAX=1]:ECX[24] (TSC\_DEADLINE) is not reported by KVM\_GET\_SUPPORTED\_CPUID. It can be enabled if KVM\_CAP\_TSC\_DEADLINE\_TIMER is present and the kernel has enabled in-kernel emulation of the local APIC.

#### Obsolete ioctls and capabilities

KVM\_CAP\_DISABLE\_QUIRKS does not let userspace know which quirks are actually available. Use KVM\_CHECK\_EXTENSION(KVM\_CAP\_DISABLE\_QUIRKS2) instead if available.

Ordering of KVM\_GET\_\*/KVM\_SET\_\* ioctls

TBD