Back to the Future with Platform Security

Enrique Nissim Krzysztof Okupski Joseph Tartaro







### #whoami







@exminium



@droogie1xp

#### Embedded Security Consultants at IOActive

- Low-level code review
- Reverse engineering
- Specialized tooling development

### **Outline**

- SMM Protections
- SPI Flash Configuration
  - Protections and misconfigurations
- Vulnerable SMI Handlers
  - Writing to the flash
  - Leaking and corrupting SMRAM
- AMD ROM Armor
- AMD Platform Secure Boot
  - Misconfigurations
  - Installing a persistent firmware implant in ring -2
- AMD SMM Supervisor
  - SMM Isolation
  - OEM Policy Analysis
- Conclusions





### How this research started

- Acquired Asus Ryzen gaming laptop
  - Fuzzed SMI handlers and the system immediately hung
  - CHIPSEC failed dumping the SPI flash (minimal AMD support)
- Questions
  - What are the registers used to protect SMRAM?
  - What about the SPI flash?
  - What about hardware secure boot?
- Scarce documentation and research on AMD platform security





### Lack of Documentation

- Specifications from hell
  - Documentation available only for some families
  - AMD stopped publishing BKDG documents for new models
  - Some information is missing from the Processor Programming References
  - Inconsistencies across Programming Manuals and PPRs
- Many interesting documents are under NDA
  - AMD Platform Secure Boot
  - AMD PSP ROM Armor





### Disclaimer

All the discussed information here has been obtained through reverse engineering and black-box testing without access to restricted documentation. As such, there may be inaccuracies in our conclusions.






# **SMM Configuration**





### SMM in a Nutshell

- OS runs in ring 0
- SMM runs in ring –2
- Triggered via System Management Interrupt (SMI)
- SMRAM must be protected from OS







# Triggering SMIs

The IO mapped base address of this register block is defined by PMx6A.

#### SmiCmdBlkx00 SmiCmdPort

| Bits | Description  |
|------|--|
| 7:0  | <b>SmiCmdPort</b> . Read-write. Reset: 0. When SMI command port is enabled, a write to this port generates SMI, NMI or IRQ3 depending on the setting of SMIxB0[23:22]. A read from this port returns the previously written value but does not generate SMI. |

#### PMx6A AcpiSmiCmd

| Bits | Description  |
|------|--|
|      | <b>AcpiSmiCmd</b> . Read-write. ColdReset: 00B0h. These bits define the 16-bit IO base address[15:0] of the ACPI SMI command block defined in 3.26.15.7 [SmiCmdBlk]. The address is required to be |
|      | WORD-aligned (Addr[0]==0).   |





#### **SMRAM Protection**

- Possible SMRAM Locations
  - ASEG (at A0000h–BFFFFh) (like Intel CSEG)
  - TSEG

#### Registers

- MSRC001\_0111 (SMM\_BASE used for SMM base address)
- MSRC001\_0112 (SMM TSeg Base Address (SMMAddr))
- MSRC001\_0113 (SMM TSeg Mask (SMMMask))
- MSRC001\_0015[SmmLock] (HWCR used for locking the config)





### Unlocked TSEG on Acer Swift 3

```
PS C:\Users\minium\Desktop\Platbox> .\compiled\platbox_cli cli
>>> chipset
Detected chipset:
=> Family: 17
=> Model: 60
[...]
MSR C001_0112 SMM TSeg Base Address (SMMAddr)
 => Base : ae000000
 => Limit: aeffffff
MSR C001_0113 SMM TSeg Mask (SMMMask)
 => Value: 0000ffffff006603
   -> TSegMask: 000000ffff000000
   -> TMTypeDram: 6
   -> AMTypeDram: 6
   -> TMTypeIoWc: 0
   -> AMTypeIoWc: 0
   -> TClose: 0
   -> AClose: 0
   -> TValid: 1
   -> AValid: 1
MSR C001_0015 Hardware Configuration (HWCR)
 => Value: 9000010
   -> SMMLock: 0 - FAILURE
```

- The MSRC001\_0015[SmmLock] was not set
- We can directly disable ASEG and TSEG by changing MSRC001\_0113[AValid,TValid] and manipulate SMRAM

#### Source:

https://labs.ioactive.com/2022/11/exploring-security-configuration-of-amd.html





# SMM Unlock Key?

#### 15.32 SMM-Lock

The SMM-Lock feature allows platform firmware to prevent System Management Interrupts (SMI) from being intercepted in SVM. The SmmLock bit is located in the HWCR MSR register.

#### 15.32.1 SmmLock Bit — HWCR[0]

The SmmLock bit (bit 0) is located in the HWCR MSR (C001\_0015h). When SmmLock is clear, it can be set to one. Once set, the bit cannot be cleared by software and writes to it are ignored. SmmLock can only be cleared using the SMM\_KEY MSR (see Section 15.32.2), or by a processor reset. This bit is not affected by INIT or SKINIT. When SmmLock is set, other SMM configuration registers cannot be written. For complete information on the HWCR register, see the BIOS and Kernel Developer's Guide (BKDG) or Processor Programming Reference Manual applicable to your product.

Only mentioned in the AMD Programming Manual Vol. 2





# SMM Key Backdoor

#### 15.32.2 SMM\_KEY MSR (C001\_0119h)

The write-only SMM\_KEY MSR is used to create a password-protected mechanism to clear SmmLock.

When SmmLock is zero, writes to SMM\_KEY MSR set the 64-bit SMM Key value.

When SmmLock is one, writes to SMM\_KEY MSR compare the written value to the SMM Key value; if the values match and are non-zero, the SmmLock bit is cleared. If the values mismatch or the SMM Key value is zero, the write to SMM\_KEY is ignored, and SmmLock is unmodified. Software should read SmmLock after writing SMM\_KEY to determine whether the unlock succeeded.

If SMM\_Key MSR is equal to zero when SmmLock is one, SmmLock can only be cleared by a processor reset.


To preserve the security of the SMM key, reading SMM\_KEY MSR always returns zero.





### SMM Callout Protections

 Callouts happen when code running in SMM mode ends up executing code outside of SMRAM







#### SMM Callout Protections

- Intel CPUs configure MSR\_SMM\_FEATURE\_CONTROL to prevent instruction fetching from outside of SMRAM while running in SMM mode
- For AMD there is no MSR or register providing a similar protection
- This means that a simple SMM callout issue that would not be straightforward to exploit on Intel, could be easily exploited on AMD (depending on paging)





### Extra thoughts on SMM Base

- Even if AMD mitigates this, there is still the approach of Bruno Pujos (Synacktiv)
- Requires knowing the value of SMBASE, which was retrieved by using a "leak" of the PiSmmCpuDxeSMM driver implementation that comes with EDK2
- This was needed on Intel because the MSR 0x9E (IA32\_SMBASE), which holds the SMM base address, is only readable while in SMM mode
- This is not the case for AMD as the MSR 0xC0010111 (SMM\_BASE) can be read from the OS.
  - Trapped by the hypervisor in Win11
- An important thing to note is that SMM\_BASE is locked when SmmLock is set. This
  prevents attacks consisting in relocating SMRAM outside of TSEG.

Source: https://www.synacktiv.com/en/publications/through-the-smm-class-and-a-vulnerability-found-there.html






# SPI Flash Configuration





### SPI Flash in a Nutshell







### **SPI Flash Basics**

- Access modes:
  - "Direct" via memory-mapped IO
  - "Indexed" by programming the SPI controller

- Protections:
  - ROM Protected Range
  - SPI Restricted Commands





# ROM Protected Range

- Applies to "direct" access via memory-mapped IO
- Defines up to 4 ranges of up to 16MB each
  - Write-once registers, thus locked automatically
  - Enable/disable bit that must be locked to prevent OS access
  - But... it can be reprogrammed from SMM

#### Quirks:

- Cannot write even with protections switched off; neither from the OS nor SMM
- Despite the enable-bit not being set, the protection is enforced? Tested with read-access





# **ROM Protected Range**

```
PS C:\Users\minium\Desktop\Platbox> .\compiled\platbox_cli cli
>>> chipset
Detected chipset:
=> Family: 17
=> Model: 60
=== SPI Range Protections ===
Rom Protect 0: ff73a539
  - Base: ff73a000
  - RangeUnit: 1
  - Range: 00000039
  - Protected size: 00390000
  - WriteProtected: 1
  ReadProtected: 0
  - Total range [ff73a000, ffad9fff]
  - STATUS: OK - Range in use
Rom Protect 1: fff204df
  - Base: fff20000
  - RangeUnit: 0
  - Range: 000000df
  - Protected size: 000df000
  - WriteProtected: 1
  - ReadProtected: 0
  - Total range [fff20000, ffffffff]
  - STATUS: OK - Range in use
Rom Protect 2: 00000000
  - STATUS: Warning - Unused ROM Range Protection
Rom Protect 3: 00000000
  - STATUS: Warning - Unused ROM Range Protection
```





### **SPI Restricted Commands**

- Applies to "indexed" access via SPI registers
- Defines SPI operations that are blocked
  - Up to 8 SPI operations
  - Locked to prevent OS access
  - But... it can be reprogrammed from SMM
- Typically the SPI write enable command is blocked





# SPI Controller Programming

Program ROM protected ranges

D14F3x[050,0x54,0x58,0x5C] FCH::ITF::LPC::RomProtect

Program SPI restricted cmds

SPIx04 FCH::ITF::SPI::SPIRestrictedCmd

SPIx08 FCH::ITF::SPI::SPIRestrictedCmd2

Lock SPI restricted cmd registers

SPIx00 FCH::ITF::SPI::SPICntrl0[SpiAccessRomEn] = 0 SPIx00 FCH::ITF::SPI::SPICntrl0[SpiHostAccessRomEn] = 0

Enable ROM protected ranges

SPIx1D FCH::ITF::SPI::AltSPICS[SpiProtectEn0] = 1 SPIx1D FCH::ITF::SPI::AltSPICS[SpiProtectEn1] = 1

Lock ROM protected range registers

SPIx1D FCH::ITF::SPI::AltSPICS[SpiProtectLock] = 1





### CVE-2023-20579


```
PS C:\Users\minium\Desktop\Platbox> .\compiled\platbox_cli cli
>>> chipset
Detected chipset:
=> Family: 19
=> Model: 44
SPI BASE: fec11000
SPIx00 - SPI_Cntrl0: 0fc00000
  SpiAccessMacRomEn: 1 - FAILED
  - SpiHostAccessRomEn: 1 - FAILED
 RestrictedCmd: 00 00 00 00
RestrictedCmd2: 00 00 00 00
SPIx1D - Alt SPI CS
  - lock_spi_cs: 0 - FAILED
  - SpiProtectEn0: 1 - OK
  - SpiProtectEn1: 1 - 0K
  - SpiProtectLock: 0 - FAILED
  - AltSpiCsEn: 0
```


Model: Lenovo ThinkPad P16s





### **SPI Read Demo**











### **SPI Write Demo**








### **SPI Write Demo**










### The Case of Asus Strix G513QR.330



- Same issue on Asus
- They informed AMI
- Still unfixed





# Writing to the SPI Flash through SMI Handlers





### Vulnerable SMM Modules

- We discovered two SMM modules that expose SPI ops:
  - SystemFirmwareDeviceSmm (CVE-2023-31100)
  - XXXRuntimeDxe (CVE pending)

We will focus on the second one





# The Story of a Dangerous SMI Handler

- First stumbled into FwBlockServiceSmm SMM module
- Developed by Insyde, used by various vendors

- Exposes three operations via SMI handler:
  - SPI Read
  - SPI Write
  - SPI Erase





### The Interesting Code

```
__fastcall FwBlockServiceSpiRead(
      FW_BLOCK_SERVICE_PROTOCOL2 *a_This,
        int64 a_Offset,
        _int64 a_BaseAddr,
      unsigned __int64 *a_Size,
      char *a DestAddr)
char *1 SrcAddr; // rdx
int64 v6; // rbx
l_SrcAddr = (char *)(a_BaseAddr + a_Offset);
if ( *(_DWORD *)g_mFlashDevice_0 == 3 )
  return SpiRead_0(g_mFlashDevice_0, a_DestAddr, l_SrcAddr, *a_Size);
if ( *(_DWURD *)g_mrlashDevice_0 > 1u )
  return 0x8000000000000003ui64;
v6 = 0i64;
if ( *a Size && a DestAddr != l SrcAddr )
 MemCpy_1(a_DestAddr, l_SrcAddr, *a_Size);
return v6;
```





### The Disabled SMI Interface

```
EFI STATUS fastcall FwBlockServiceSmmSmiHandler(
        EFI_HANDLE DispatchHandle,
        const void *Context,
        char *CommBuffer,
        UINTN *CommBufferSize)
  int64 l Ret; // rax
  if ( CommBuffer
    && CommBufferSize
    && !q_DisableFwBlockServiceSmiHandlerFlag
    && *commbutterSize == qword_Z53438 - Z4
    && CommBuffer == qword 253420 + 24
    && *(CommBuffer + 3) \le 0x1000ui64
    switch ( *CommBuffer )
      case 2i64:
        l Ret = FwBlockServiceSpiRead(0i64, *(CommBuffer + 2), 0i64, CommBuffer + 3, CommBuffer + 32);
        goto LABEL 13;
      case 3i64:
        l_Ret = FwBlockServiceSpiWrite(0i64, *(CommBuffer + 2), CommBuffer + 3, CommBuffer + 32);
        goto LABEL 13:
      case 4i64:
        l Ret = FwBlockServiceSpiErase(0i64, *(CommBuffer + 2), CommBuffer + 3);
LABEL 13:
        *(CommBuffer + 1) = l_Ret;
        break:
  return 0i64;
```





# Proxying Through XXXRuntimeDxe

```
SpiRead()
int64 l RBX; // rbx
__int64 l_RSI; // rdi
int64 result; // rax
L_RBX = ReadSaveStateRegister(EFI_SMM_SAVE_STATE_REGISTER_RBX);
L_RSI = ReadSaveStateRegister(EFI_SMM_SAVE_STATE_REGISTER_RSI);
if ( l_RBX != FetchSomeValFromFlash(&UNK_GUID) + 40 || *(l_RSI + 8) != 'AFMS' )
  return 0x80000000000000003ui64;
result = (q Instance->FwBlockServiceProtocol->SpiRead)(
               Instance->FwBlockServiceProtocol,
           *(1 RSI + 16),
           0164,
           1 RSI + 32
           1 RSI + 40):
*l RSI = result;
return result:
```





# **Exploiting the Bug**

#### Comm Buffer:

0x00: Return status


- 0x08: Signature

- 0x10: Src address

- 0x18: Unk

- 0x20: *Size* 

0x28: Dst buffer








## **Exploiting the Bug**

We get an arbitrary read like this...








## **Exploiting the Bug**

... or a write to TSEG like that

... using the previous TSEG leak!





C:\Users\IOActive\Desktop\Platbox\compiled>.\platbox cli.exe start

-> service has already been started!

00000000000000040

00000000000000000

00000000000000B0

000000000000000C0

C:\Users\IOActive\Desktop\Platbox\compiled>cd pocs

C:\Users\IOActive\Desktop\Platbox\compiled\pocs>.\Acer-DumpStartTSEG.exe

0000000000000000 00 00 00 00 00 00 00 00 53 4d 46 41 00 00 00 00 .....SMFA.... 00000000000000010 00 00 00 ae 00 00 00 00 00 00 00 00 00 00 00 . . . . . . . . . . . . . . . . .

00 08 00 00 00 00 00 00 53 4d 4d 53 33 5f 36 34 .....SMMS3 64 0000000000000000 a8 4d f6 ae 00 00 00 00 00 b0 cf ae 00 00 00 00 

00 80 00 00 00 00 00 00 13 00 01 80 00 00 00 00 . . . . . . . . . . . . . . . . . .@.....(..... 00 40 cf ae 00 00 00 00 28 06 00 00 00 00 00 00

00000000000000000 00000000000000000 00000000000000070

00 00 40 93 ff ae 00 00 00 00 06 d7 e1 8a 46 db ..@....F.

0000000000000000 45 18 36 ec 41 18 76 e0 67 af 3e ef 63 af 7e e3 E.6.A.v.g.>.c.~. .=...=N....i...e 0A000000000000A0 c7 3d 0e d4 c3 3d 4e d8 c8 81 a3 69 cc 81 e3 65

> 68 13 93 52 6c 13 d3 5e 4a a4 9b 51 4e a4 db 5d h..Rl..^J..ON..] .6.j.6.f\$..... ea 36 ab 6a ee 36 eb 66 24 88 a4 f5 20 88 e4 f9 84 1a 94 ce 80 1a d4 c2 a6 ad 9c cd a2 ad dc c1

00000000000000D0 00000000000000E0 .?...?....a...} 06 3f ac f6 02 3f ec fa 88 81 a3 71 8c 81 e3 7d

(..J,..F...I...E 00000000000000F0 28 13 93 4a 2c 13 d3 46 0a a4 9b 49 0e a4 db 45



## **SMRAM** Analysis

- Dmytro Oleksiuk (Cr4sh) published the first SMRAM analysis tool
- Some of the magics on which it relies for extracting information are absent in the case of AMD
- We reverse engineered the FchSmmDispatcher implementing EFI\_SMM\_SW\_DISPATCH2\_PROTOCOL and gave it an update
- https://github.com/IOActive/Platbox/tree/main/tools/amd\_smram\_parser





#### Registered SMI Handlers: 9C28BE0C-EE32-43D8-A223E7C1614EF7CA SMIH - Handler at ae9e5148 - [HddPassword] 54C03D2D-5903-4DFB-88B7FA7636BE03D1 SMIH - Handler at aea1a6ac - [IdeBusDxe] 3A9DB872-7A03-4B99-A9CDB853012DBD5C SMIH - Handler at aeafb494 - [PnpSmm] EFI FIRMWARE PERFORMANCE GUID SMIH - Handler at aec0e500 - [FirmwarePerformanceSmm] 4B52E4DA-60EB-4EC2-A80CF9FD0AB85E97 SMIH - Handler at aec29274 - [NvmExpressLegacySmm] EFI\_ATA\_PASS\_THRU\_PROTOCOL\_GUID SMIH - Handler at aec333b0 - [StorageSecurityCommandDxe] 2970687C-618C-4DE5-B8F96C7576DCA83D SMIH - Handler at aec3c6d0 - [SaveSpdToRomDxe] 52C78312-8EDC-4233-98F21A1AA5E388A5 - SMIH - Handler at aec7ee40 - [NvmExpressDxe] 56947330-585C-4470-A95DC55C529FEB47 SMIH - Handler at aec8ddc0 - [AhciBusDxe] EFI SMM LOCK BOX COMMUNICATION GUID SMIH - Handler at aef7a4e4 - [SmmLockBox] EDKII\_SMM\_END\_OF\_S3\_RESUME\_PROTOCOL\_GUID - SMIH - Handler at aefeb560 - [PiSmmCore] EDKII S3 SMM INIT DONE GUID - SMIH - Handler at aefeb518 - [PiSmmCore] 00000000-0000-0000-000000000000000000 - SMIH - Handler at aec00584 - [FchSmmDispatcher]





## AMD PSP ROM Armor






#### General

- ROM protect ranges / SPI restricted commands don't stop SMM-attacks
- AMD's PSP ROM Armor ≈ Intel's Protected Range Registers
- When enabled the Host is no longer allowed to make SPI write transactions
- Every time the Host requires to talk to the SPI it must go through the PSP





#### ROM Armor in a Nutshell







## The Whitelisted SPI Regions


- The OEM provides a policy that dictates writable SPI regions
- This policy is embedded at BIOS build time in the PSP directory
- The writable regions should only include the NVRAM region
- We created a script to extract this information:

```
re-Core-Acer/bios-1.08.bin
                       |00| S_ADDR:[4000000001f8b000]
                                           D_ADDR:[ffffffffffffffff]
  - Size:[00025000] ( 148-KB) -
                         S_ADDR: [4000000001fb0000]
                                           - Size:[00001000]
                         S_ADDR:[4000000001fb1000
    Size:[00026000]
               152-KB)
                                           - Size:[00001000]
                          S ADDR: [4000000001f8a000]
                                           Size:[00048000]
                          S ADDR: [4000000001b20000
                288-KB)
```





### AmdPspRomArmor3Smm Flow







### PspFlashAccSmmCommReady Interface

- SPIRead: Simply reads the memory-mapped SPI flash
- SPIWrite: Sends a PSP cmd 0x51 ArmorSpiTransaction with trn\_type 2
- SPIErase: Sends a PSP cmd 0x51 ArmorSpiTransaction with trn\_type 3

```
#pragma pack (push, 1)
typedef struct _ArmorSpiTransactionRecord { // 0x20
    /* 0x00 */ UINT32 record_size;
    /* 0x04 */ UINT32 unused;
    /* 0x08 */ UINT32 trn_type; // 2 Write | 3 Erase
    /* 0x0C */ UINT64 aux_memory_page;
    /* 0x14 */ UINT32 flash_address;
    /* 0x18 */ UINT32 trn_length; // For erase must be 0x1000
    /* 0x1C */ UINT32 unused2;
} ArmorSpiTransactionRecord;
#pragma pack (pop)
```





#### Host <=> PSP Communication

- Communication with the PSP occurs via a mailbox and doorbell mechanism
- What prevents the Host OS from sending transactions to the PSP directly?
- The trick:
  - Host sends PSP command to enforce SMM-only state (cmd 0x50)
  - The Host sets SmmFlag that lives in SMRAM on every transaction
  - The PSP verifies the SmmFlag when the transaction is triggered





### PspFlashAccSmmCommunicateHandler

- This SMI handler is installed for other DXE modules at boot-time.
- It exposes various functions:
  - Get the flash block size
  - SPI read
  - SPI write
  - SPI erase
  - Deregister the SMI handler
- Marked it because it has various issues (CVE-2023-20576)






#### Bad Patterns in Abundance

```
1signed __int64 __fastcall PspFlashAccSmmCommunicateHandler(EFI_HANDLE DispatchHandle, void *Context, void *CommBuffer, UINTN *CommBufferSize
3 AMD_ROM_ARMOR3_COMMBUFFER *_commBuff; // rbx@1
   signed int64 v5; // rdi@1
   UINTN v7; // er10@3
   __int64 v8; // rax@10
   _commBuff = (AMD_ROM_ARMOR3_COMMBUFFER *)CommBuffer;
   U5 = 0x8000000000000003164:
  if ( !(unsigned __int8 IsSmmBufferOutsideValid(CommBuffer, ×(_QWOR<u>D ×)CommBufferSize)</u>)
     return 0x80000000000000002164;
  DebugPrint(0x80000000, aPspflashaccsmm, LODWORD(_commBuff->Function));
   if ( LODWORD( commBuff->Function) == 1 )
     _commBuff->FlashAddress = 4096i64;
     return 0i64:
   if ( LODWORD(_commBuff->Function) == 2 )
     LODWORD(v8) = SPIReadData(
                     gPspFlashAccSmmCommReady_INterface,
                     LODWORD(_commBuff->FlashAddress),
                     LODWORD(_commBuff->Length),
                     & commBuff[11):
     return v8;
   if ( LODWORD(_commBuff->Function) == 3 )
     LODWORD(v8) = SPIWriteData(
                     gPspFlashAccSmmCommReady_INterface,
                     LODWORD(_commBuff->FlashAddress),
                     LODWORD(_commBuff->Length),
                     &_commBuff[1]);
     return v8;
   if ( LODWORD(_commBuff->Function) == 4 )
     DebugPrint(v7, aSpiEraseFlas_0, _commBuff->FlashAddress, _commBuff->Length);
     LODWORD(v8) = SPIErase(
                     gPspFlashAccSmmCommReady_INterface,
                     LODWORD(_commBuff->FlashAddress),
                     LODWORD( commBuff->Length) >> 12);
```





### Late Deregistration



The deregistration is happening at EXIT\_BOOT\_SERVICES instead of END OF DXE





## AMD Platform Secure Boot






#### General

- Hardware root-of-trust
- Provided by the PSP
- Verifies SEC+PEI phase
- Custom code for verifying DXE

Here we only focus on configuration issues







Source: <a href="https://blog.cloudflare.com/anchoring-trust-a-hardware-secure-boot-story/">https://blog.cloudflare.com/anchoring-trust-a-hardware-secure-boot-story/</a>





## Finding the PSB Configuration


- Fetching the PSP MMIO base address
  - SMU index/data pair is used at 0xB8/0xBC of B00D00F00
  - Write:
    - 0x13E102E0 for fam 17h, model 30h+70h or fam 19h, model 20h
    - 0x13B102E0 for all other models

- Navigating to PSP registers:
  - PSB Fuse Register (at offset 0x10994)
  - PSB Status Register (at offset 0x10998)





## **PSB Fuse Register**




| Root Key<br>Select |       | Res   | PSB<br>Enable | Anti<br>Rollback | Disable<br>AMD Key | Disable<br>Secure<br>Debug | Customer<br>Key Lock | Re | s  |
|--------------------|-------|-------|---------------|------------------|--------------------|----------------------------|----------------------|----|----|
|                    | 16 19 | 20 23 | 24            | 25               | 26                 | 27                         | 28                   | 29 | 31 |





## **PSB Status Register**







## Example of a good configuration

```
PS C:\Users\minium\Desktop\Platbox> .\compiled\platbox cli cli
>>> chipset
Detected chipset:
=> Family: 19
=> Model: 44
[...]
PSP Config at +10994h: 11000290
- Platform vendor ID: 90
Platform model ID: 02
 - BIOS key revision: 00
 - Root key select: 00
 - Platform Secure Boot Enable: 1
 - Disable BIOS key anti-rollback: 0
 - Disable AMD key usage: 0
 - Disable secure debug unlock: 0
 - Customer key lock: 1
PSP Config at +10998h: 70001000
 - PSB status: 00
 - PSB fusing readiness: 0
 - HSTI state: 07
```

Model: Lenovo ThinkPad P16s





## Example of a bad configuration

```
PS C:\Users\minium\Desktop\Platbox> .\compiled\platbox_cli cli
>>> chipset
Detected chipset:
=> Family: 17
=> Model: 60
[...]
PSP Config at +10994h: 00000000
 - Platform vendor ID: 00
 - Platform model ID: 00
 - BIOS key revision: 00
 - Root key select: 00
 - Platform Secure Boot Enable: 0
 - Disable BIOS key anti-rollback: 0
 - Disable AMD key usage: 0
 - Disable secure debug unlock: 0
 - Customer key lock: 0
PSP Config at +10998h: 5000c001
 - PSB status: 01
 - PSB fusing readiness: 0
 - HSTI state: 05
```

Model: Acer Swift 3 SF314-42





## DEMO









# AMD SMM Supervisor






### What is an SMM Supervisor?

- The System Transfer Monitor (STM) is a failed technology
  - Everyone waited years for a reference implementation from Intel. Maybe not enough market demand yet?
  - The technology was too complex
- SMM is too powerful and without an STM, the security guarantees of DRTM cannot be held
- The market went another direction
  - Intel: Intel Hardware Shield
  - AMD: AMD Supervisor
  - Microsoft: Project Mu
- Check Ilja van Sprundel presentation: Assessing the security of an SMM supervisor








Source: <a href="https://github.com/microsoft/mu">https://github.com/microsoft/mu</a> feature mm supv





## Resources Protected by Supervisor








## SmmSupervisorBinRelease

- The SMM Supervisor implementation lives in the SmmSupervisorBinRelease SMM module
  - {D11C8E2A-3CD1-443C-AC09-63526DE7E170}

- There is also a Freeform Blob called SmmSupvBin
  - {83E1F409-21A3-491D-A415B163A153776D}
  - contains the OEM policy and other important assets











### Example of a Demoted SMI Handler

```
do_rdmsr proc near
       push
              rbx
       sub
              rsp, 20h
       mov
              ebx, ecx
       call
       and
              al, 3
              al, 3
       cmp
              short loc_887F
edx, ebx
mov
       r9d, r9d
                   loc_887F:
       r8d, r8d
                   mov
                          ecx, ebx
                   rdmsr
       ecx, ecx
       rsp, 20h
                   shl
                          rdx, 20h
add
       rbx
                          rax, rdx
       do_syscall
                   add
                          rsp, 20h
                          rbx
                   pop
                   retn
                   do_rdmsr endp
```





## Legacy Supervisor Syscalls

| Syscall Num | Description  | Project Mu | AMD |  |
|-------------|--|------------|-----|--|
| 0           | RDMSR<br>(Read MSR)  | X          | х   |  |
| 1           | WRMSR<br>(Write MSR)   | X          | X   |  |
| 2           | CLI<br>(Clear Interrupt Flag)  | X          | X   |  |
| 3           | IO_READ  | X          | X   |  |
| 4           | IO_WRITE   | X          | Х   |  |
| 5           | WBINVD<br>(Write back and invalidate cache)                                      | X          | X   |  |
| 6           | HLT<br>(CPU Halt)  | X          | X   |  |
| 7           | SVST_READ<br>(Reads Save State)  | X          | X   |  |
| 8           | IHV_SUPV_READ<br>(PSP Read Register)<br>[0x10500-0x10b00]                        |            | X   |  |
| 9           | IHV_SUPV_WRITE<br>(PSP Write Register)<br>[0x10500-0x10b00]<br>[0x10a20-0x10aac] |            | X   |  |





## **Protection via Paging**

- The supervisor sets the following structures and regions to be ring 0 only:
  - GDT
  - IDT
  - All Supervisor Heap Memory
  - Save-State Area
  - SMI Entry
  - IOMMU
  - Some PSP Registers
- At the end it sets HWCR::SmmPageLock ⇒ Locks CR3





### **Attack Surface**

- Interrupt Handlers
- Syscalls
- PSP messages
- OEM Policy





## SmmSupvBin Format





Magic: \$PSP





Table Count: 0x0005





```
53 50 OB
            8D
               E0 05
                            00
                                        20 $PSP.b.à
         62
```

Type: 0xC0





Length: 0x200





Offset: 0x400





- 0xC0
  - Unknown Signature (512 bytes)
- 0xC1
  - Trusted SMM Entry Code
- 0xC2
  - Unkown Signature (512 bytes)
- 0xC3
  - Unkown (Short header, padding, then 512 bytes)
- 0xC4
  - OEM Supervisor Policy





### Project Mu is a fork()

- Identified functions that are near the same as Project Mu:
  - Related to memory Policy Entries
    - GenMemPolicyAndShadowPageTable(..)
    - UpdateMemoryDesc(..)
    - PopulateMemoryPolicyEntries(..)
  - Validation
    - SecurityPolicyCheck(..)









### Project Mu to the Rescue

```
mu_feature_mm_supv / MmSupervisorPkg / Include / SmmSecurePolicy.h
        Blame 320 lines (292 loc) · 17.1 KB
Code
        // Index of SMM save state access conditions
        typedef enum {
          SECURE_POLICY_SVST_UNCONDITIONAL = 0,
          SECURE_POLICY_SVST_CONDITION_IO_RD = 1,
          SECURE_POLICY_SVST_CONDITION_IO_WR = 2,
          // Do not append after COUNT entry
          SECURE_POLICY_SVST_CONDITION_COUNT = 3
        } SECURE POLICY SVST CONDITION;
        #pragma pack (push, 1)
          UINT32
                                   // The version of this descriptor. Current Version is 1.
                   Version;
          UINT32
                   Type;
                                   // The Type of this Parameter.
          UINT32
                   DescriptorSize; // The size of the descriptor in bytes including the header.
        } SMM_SUPV_SECURE_POLICY_DESCRIPTOR_V1;
        // SMM Supervisor Secure policy memory descriptor
        typedef struct {
          SMM SUPV SECURE POLICY DESCRIPTOR V1
                                                 Header;
                                                                // SMM SUPV SECURE POLICY DESCRIPTOR TYPE MEM
          UINT64
                                                  BaseAddress; // Base address of memory
          UINT64
                                                                // Size of memory
          UINT32
                                                  MemAttributes; // Attributes of memory
        } SMM_SUPV_SECURE_POLICY_MEM_DESCRIPTOR;
```





```
Supervisor Policy Object
  Version: 65536
  Size: 248
  Policy Roots: 4
    Policy Root
      Version: 0x00000000000000001
      Type: IO
      Count: 0x00000000000000002
      Access Attribute: DENY
        Io Policy Entry
          IoAddress: 0x0CF8
          Size: 0x0004
          Attributes: WRITE | STRICT WIDTH
        Io Policy Entry
          IoAddress: 0x0CFC
          Size: 0x0004
          Attributes: WRITE
```

- Restrict I/O Write
  - 0x0CF8
  - 0x0CFC



```
Policy Root
 Version: 0x00000000000000001
 Type: MSR
 Count: 0x00000000000000000
 Access Attribute: DENY
   MSR Policy Entry
     MsrAddress: C0000080
     Size: 0001
     Attributes: READ | WRITE | EXECUTE
   MSR Policy Entry
     MsrAddress: C0000081
     Size: 0004
     Attributes: READ | WRITE | EXECUTE
   MSR Policy Entry
     MsrAddress: C0010010
     Size: 0001
     Attributes: READ | WRITE | EXECUTE
   MSR Policy Entry
     MsrAddress: C0010111
     Size: 0001
     Attributes: READ | WRITE | EXECUTE
   MSR Policy Entry
     MsrAddress: 000001D9
     Size: 0001
     Attributes: READ | WRITE | EXECUTE
   MSR Policy Entry
     MsrAddress: 00000DA0
     Size: 0001
     Attributes: READ | WRITE | EXECUTE
   MSR Policy Entry
     MsrAddress: 000006A0
     Size: 0001
     Attributes: READ | WRITE | EXECUTE
   MSR Policy Entry
     MsrAddress: 000006A2
     Size: 0001
     Attributes: READ | WRITE | EXECUTE
   MSR Policy Entry
     MsrAddress: 000006A4
     Size: 0005
     Attributes: READ | WRITE | EXECUTE
```

#### Restrict MSR RWX

- 0xC0000080 (Extended\_Feature\_Enable\_EFER)
- 0xC0000081 (SYSCALL\_Target\_Address\_STAR)
- 0xC0010010 (SYSCFG)
- 0xC0010111 (SMM Base Addr)
- 0x000001D9 (DBG\_CTL)
- 0x000006A0 (PERF\_CTL)
- 0x000006A2 (PERF\_CTR0)
- 0x000006A4 (PERF\_CTR2)





#### Policy Root Version: 0x00000000000000001 Type: INSTRUCTION Count: 0x00000000000000003 Access Attribute: ALLOW Instruction Policy Entry Instruction: CLI Attributes: EXECUTE Instruction Policy Entry Instruction: WBINVD Attributes: EXECUTE Instruction Policy Entry Instruction: HLT Attributes: EXECUTE Policy Root Version: 0x00000000000000001 Type: MEMORY Count: 0x00000000000000000 Access Attribute: DENY

- Allow Instructions
  - CLI
  - WBINVD
  - HLT
- Deny Memory Access
  - N/A





- Comparisons between multiple vendor policies
  - MSR
    - 0xC0011010
    - 0xC0011024
    - 0xC0011018





- MSR Concerns
  - FS\_BASE
  - GS\_BASE
  - KernelGSBase
- Other concerns
  - Access to PSP mailbox is unrestricted
  - Could this be used for attacking the supervisor?





## Conclusions (1/3)

- We have reported 20+ vulnerabilities
  - AMD modules affected
  - IBV modules affected
    - AMI
    - Insyde
    - Phoenix
  - OEM specific
    - Acer
    - Asus
    - Dell
    - Huawei
    - Lenovo





### Conclusions (2/3)

- OEMs are regularly failing to provide a secure configuration for their AMD platforms
  - AMD provides the features to correctly lock down the platform
    - Most issues reported could be fixed with trivial configuration change
  - Security researches appear to primarily focus only on Intel based platforms
  - AMD implementing NDA on platform documentation is likely what caused this pattern





### Conclusions (3/3)

- The industry is moving towards isolating SMM and deprivileging the OEMs SMI Handlers
- We feel technologies such as Microsoft System Guard and Secure Launch likely to be the default soon





### Call to Action

- Test your own system with Platbox
- Share the results if you see anything interesting
- Platbox is available at:

https://github.com/IOActive/Platbox





## Questions?

