IObundle Example User Guide

User Guide



January 31, 2021

IObundle Example User Guide

USER GUIDE





Contents



List of Tables



List of Figures

IObundle Example User Guide

USER GUIDE





Introduction

The IObundle xSPI Flash Controller core is a configurable spi/xspi master interface core for communication with flash memories. It supports automatic controller configuration, Execute-in-Place (XiP) mode, simple and multiline dual/quad communication protocols and STR (Single Transfer Rates)/DDR (Double Data Rates) modes. The IP is currently supported for use in ASICs and FPGAs.

Symbol




Figure 1: IP Core Symbol

www.iobundle.com

3 **Features**

- f1
- f2

4 **Benefits**

- · Easy hardware and software integration
- · Compact hardware implementation
- · Can fit many instances in low cost FPGAs
- · Can fit many instances in small ASICs
- Low power consumption



5 Deliverables

- ASIC or FPGA synthesized netlist or Verilog source code
- · Software driver and example user software
- User documentation for easy system integration
- Example integration in IOb-SoC (optional)

Block Diagram




Figure 2: High-level block diagram

6 Interface Signals

	Signal	Direction	Description	
--	--------	-----------	-------------	--

Table 1: General interface signals



Timing Diagrams




Figure 3: SPI slave interface timing diagram

www.iobundle.com



8 Software Components

FPGA Resources

Resource	Used
LUTs	223
Registers	344
DSPs	0
BRAM	0

Table 2: Kintex Ultrascale (left) and Cyclone V GT (right)