


MOS Circuit Design UEC750

Tutorial Sheet No. 5

1. Consider the CMOS inverter shown below:



Derive an expression for V_{out} .

2. Consider a CMOS inverter, with the following device parameters:

$$\begin{array}{lll} nMOS & V_{T0,n} = 0.6 \text{ V} & \mu_n C_{ox} = 60 \mu\text{A/V}^2 \\ pMOS & V_{T0,p} = -0.8 \text{ V} & \mu_p C_{ox} = 20 \mu\text{A/V}^2 \\ \text{Also:} & V_{DD} = 3 \text{ V} & \lambda = 0 \end{array}$$

Determine the (W/L) ratios of the nMOS and the pMOS transistor such that the switching threshold is $V_{th} = 1.5 \text{ V}$.

3. Design a CMOS inverter for the following specifications: $k_n = 0.2 \text{ mA/V}^2$, $V_M = 1.47 \text{ V}$, $V_{tn} = |V_{tp}| = 0.6 \text{ V}$, $V_{DD} = 3.3 \text{ V}$. Consider $\mu_n = 2.5 \mu_p$

pMOS	nMOS
W/L = ?	W/L = ?

4. Consider a CMOS inverter circuit with the following parameters:

$$\begin{array}{l} V_{DD} = 3.3 \text{ V} \\ V_{T0,n} = 0.6 \text{ V} \\ V_{T0,p} = -0.7 \text{ V} \\ k_n = 200 \mu\text{A/V}^2 \\ k_p = 80 \mu\text{A/V}^2 \end{array}$$

Calculate the noise margins for the circuit.