
## **MOS Circuit Design UEC750**

## **Tutorial Sheet No. 5**

1. Consider the CMOS inverter shown below:



Derive an expression for Vout.

2. Consider a CMOS inverter, with the following device parameters:

$$V_{T0,n} = 0.6 \text{ V}$$
  
 $V_{T0,p} = -0.8 \text{ V}$ 

$$\mu_n C_{ox} = 60 \ \mu \text{A/V}^2$$
  
 $\mu_p C_{ox} = 20 \ \mu \text{A/V}^2$ 

$$V_{DD} = 3 \text{ V}$$

$$\lambda = 0$$

Determine the (W/L) ratios of the nMOS and the pMOS transistor such that the switching threshold is  $V_{th} = 1.5 \text{ V}$ .

3. Design a CMOS inverter for the following specifications:  $k_n$  =0.2mA/V<sup>2</sup>,  $V_M$  = 1.47V, Vtn=|Vtp|=0.6V, VDD=3.3V. Consider  $\mu_n=2.5\mu_p$ 

pMOS	nMOS
W/L = ?	W/L = ?

4. Consider a CMOS inverter circuit with the following parameters:

$$\begin{split} V_{DD} &= 3.3 \text{ V} \\ V_{T0,n} &= 0.6 \text{ V} \\ V_{T0,p} &= -0.7 \text{ V} \\ k_n &= 200 \text{ } \mu\text{A}/\text{V}^2 \\ k_p &= 80 \text{ } \mu\text{A}/\text{V}^2 \end{split}$$

$$k_n = 200 \,\mu\text{A/V}^2$$

$$k_p^n = 80 \,\mu\text{A/V}^2$$

Calculate the noise margins for the circuit.