

for optimal “stacking” of sc-graphs into processor-memory to ensure the subsequent efficiency of message transmission between processor elements

- Since the configuration of *logical communication channels* changes during the processing of sc-constructions, it is also advisable to talk about the development of algorithms for repositioning (“defragmentation”) of the sc-construction already recorded in the processor-memory in order to ensure the subsequent efficiency of message transmission. Such reallocation can be performed, for example, according to a schedule during a period when the processor-memory is not used for solving other problems.
- In addition, if there is a hardware capability, the *physical communication channels* can also be re-switched in order to approximate their configuration to the configuration of *logical communication channels*.

Let us consider an example of the optimal variant of writing the simplest *five-element sc-construction* into the proposed processor-memory within the fine-grained architecture of *associative semantic computers*.

In Figure 2, the record of some *five-element sc-construction* in the SCg-code is shown.




Figure 2. SCg-text. Example of a *five-element sc-construction*

In Figure 3, an incidence graph for the same *five-element sc-construction* is shown, which allows reducing the sc-construction to a classical graph with two types of connections. For clarity, the syntactic types of the corresponding sc-elements are not shown in the Figure.




Figure 3. Incidence graph for a *five-element sc-construction*

In Figure 4, one of the possible optimal options for recording the resulting incidence graph into processor-memory is shown. Dotted lines show *physical communication channels* between processor elements, solid lines show *physical communication channels* corresponding to *logical communication channels*. Note that it is advisable

to record element R1 in the *processor element* adjacent to the *processor element* storing element e1 or element e2, as shown in the Figure. Due to this, the processor elements storing the specified sc-elements are directly connected by a *physical communication channel*, which simplifies communication in the case of sending messages via *physical communication channels* without taking into account *logical communication channels*.




Figure 4. Example of stacking an sc-construction into a processor-memory

VI. Conclusion

In the article, the disadvantages of the currently dominant von Neumann architecture of computer systems as a basis for building-up intelligent computer systems of a new generation are considered, the analysis of modern approaches to the development of hardware architectures that eliminate some of these disadvantages is carried out, the need for the development of fundamentally new hardware architectures representing a hardware implementation of ostis-platforms – *associative semantic computers* – is demonstrated.

The general principles underlying *associative semantic computers* are proposed, three possible variants of the architecture of such computers are considered, their advantages and disadvantages are represented.

Further development of the approaches proposed in the work requires solving a number of problems, both technical and organizational ones:

- development of a wave language for recording microprograms, that are exchanged between processor elements and run by these processor elements;
- development of a language for writing programs for controlling the exchange of micro-programs and managing the queue of micro-programs;
- organization of active participation of specialists in the field of microelectronics in clarifying the principles of implementation of processor elements and

processor-memory in general, clarifying the element base and lower-level architectural features of *associative semantic computers*;

- development of algorithms for optimizing the ways of recording sc-constructions to processor-memory and repositioning already recorded sc-constructions in order to ensure the subsequent efficiency of message transmission between processor elements;
- clarification of the typology of information processes in the processor-memory, their features, and the corresponding typology of labels;
- clarification of the principles of implementing multiagent knowledge processing within the processor-memory, in particular, the development of principles for implementing event-based information processing in such memory.

ACKNOWLEDGEMENT

The author would like to thank the research groups of the Departments of Intelligent Information Technologies of the Belarusian State University of Informatics and Radioelectronics and the Brest State Technical University for their help in the work and valuable comments.

REFERENCES

- [1] J. von Neumann, "First draft of a report on the EDVAC," *IEEE Annals of the History of Computing*, vol. 15, no. 4, pp. 27–75, 1993.
- [2] M. D. Godfrey and D. F. Hendry, "The computer as von Neumann planned it," *IEEE Annals of the History of Computing*, vol. 15, no. 1, pp. 11–21, 1993. [Online]. Available: <https://doi.org/10.1109/85.194088>
- [3] V. Glushkov [et al.], *Rekursivnye mashiny i vychislitel'naya tekhnika [Recursive machines and computer engineering]*. IC of the Academy of Sciences of the Ukrainian SSR, 1974.
- [4] J. Aylif, *Principy postroeniya bazovoy mashiny [Principles of building the basic machine]*. Mir, 1973.
- [5] D. Moldovan, W. Lee, C. Lin, and M. Chung, "SNAP: Parallel Processing Applied to AI," *Computer*, pp. 39–49, 1992.
- [6] Y. Chu, "Evolution of computer memory structure," *Proc. National Computer Conf. AFIPS Press*, pp. 733–748, 1976.
- [7] L. Kalinichenko and V. Ryvkin, *Mashiny baz dannyh i znaniy [Database and knowledge machines]*. M.: Nauka, 1990, (In Russ.).
- [8] J. Martin, *Organizatsiya baz dannyh v vychislitel'nyh sistemah: Per. s angl. [Organization of databases in computing systems: Trans. from English]*. Mir, 1980.
- [9] E. Ozkarahan, *Mashiny baz dannyh i upravlenie bazami dannyh [Database machines and database control]*. Mir, 1989.
- [10] T. Kohonen, *Associativnaya pamyat': Per. s angl. [Associative memory: Trans. from English]*. Mir, 1980, (In Russ.).
- [11] V. Ignatushchenko, "K postanovke zadachi povysheniya effektivnosti vychislitel'nyh sistem na osnove associativnykh metodov obrabotki informatsii [To the formulation of the problem of increasing the efficiency of computing systems based on associative methods of information processing]," *Voprosy kibernetiki. Mnogoprocessornye vychislitel'nye sistemy s perestraivaemoy strukturoj (Arhitektura. Struktura. Primeneniya) [Questions of cybernetics. Multiprocessor computing systems with a tunable structure (Architecture. Structure. Applications)]*, pp. 14–21, 1981.
- [12] S. Berkovich, Yu. Kochin, and V. Molchanov, "Ob effektivnosti primeneniya associativnoy pamyati v vychislitel'nyh procedurah [On the effectiveness of using associative memory in computational procedures]," *Vychislitel'nye sistemy. Vyp. 62. [Computing systems. Issue 62.]*, pp. 97–105, 1975.
- [13] M. Aizerman, L. Gusev, S. Petrov, and I. Smirnova, "Dinamicheskij podhod k analizu struktur, opisyyvaemykh grafami (osnovy grafodinamiki) [Dynamic approach to the analysis of structures described by graphs (fundamentals of graph dynamics)]," *Avtomatika i telemekhanika [Automation and telemechanics]*, no. 7/8, pp. 135–151/123–136, 1977.
- [14] G. Marchuk [et al.], *Modul'naya asinhronnaya razvivayushchayasya sistema: V 2-h ch. [Modular asynchronous developing system: In 2 parts]*. Academy of Sciences of the USSR. Sib.department. Computing Center, 1978.
- [15] I. Prangishvili and G. Stetsyura, "Sovremennoe sostoyanie problemy sozdaniya EVM s netraditsionnoj strukturoj i arhitekturoj, upravlyаемых potokom dannyh [Current state of the problem of creating computers with an unconventional structure and architecture controlled by the data flow]," *Izmerenie, kontrol', avtomatizatsiya [Measurement, control, automation]*, no. 1, pp. 36–48, 1981.
- [16] Y. Zatuliver and I. Medvedev, "Voprosy postroeniya i mnogo-processornoy realizatsii yazyka strukturno-parallelnogo programirovaniya s upravleniem potokami dannyh [Issues of building and multiprocessor implementation of a structurally parallel programming language with data flow control]," *Voprosy kibernetiki. Mnogoprocessornye vychislitel'nye sistemy s perestraivaemoy strukturoj (Arhitektura. Struktura. Primeneniya) [Issues of cybernetics. Multiprocessor computing systems with a tunable structure (Architecture. Structure. Applications)]*, pp. 123–166, 1981.
- [17] W.B. Ackerman, "Data flow language," *Proc. National Computer Conf. AFIPS Press*, pp. 1087–1095, 1979.
- [18] G. Myers, *Arhitektura sovremennykh EVM: V 2-h kn. Kn. 2. / Per. s angl. [Architecture of modern computers: In 2 books. Book 2. / Transl. from English.]*. Mir, 1985.
- [19] V. Glushkov, "Fundamental'nye issledovaniya i tekhnologiya programmirovaniya [Fundamental research and programming technology]," *Programmirovaniye [Programming]*, no. 2, pp. 3–13, 1980.
- [20] V. Glushkov, S. Pogrebinsky, and Z. Rabinovich, "O razvitiy struktury mul'tiprocessornykh EVM s interpretatsiej yazykov vysokogo urovnya [On the development of multiprocessor computer structures with interpretation of high-level languages]," *Upravlyayushchie mashiny i sistemy [Control machines and systems]*, no. 6, pp. 61–66, 1978.
- [21] Z. Rabinovich, "O koncepcii mashinnogo intellekta [About the concept of machine intelligence]," *Kibernetika i sistemnyj analiz [Cybernetics and system analysis]*, no. 2, pp. 163–173, 1995.
- [22] I. Zadykhailo [et al.], *Proekt associativnogo parallelnogo processora na CMD, orientirovannogo na podderzhku relyatsionnykh baz dannyh [Project of an associative parallel processor on the CMD, focused on the support of relational databases]*. Academy of Sciences of the USSR. Institute of applied mathematics, 1979.
- [23] S. Schuster, H. Nguyen, E. Oskarachan, K. Smith, "RAP2 – an associative processor for databases and its applications," *IEEE Trans. on Computers*, no. 6, pp. 446–458, 1979.
- [24] E. Suvorov and Ya. Fet, "Processory baz dannyh [Database processors]," *Iss. of the USSR Academy of Sciences. Tech. Cybernet.*, no. 6, pp. 63–75, 1985.
- [25] H.J. Brukle, "High level language oriented hardware and post – von Neumann era," *Proc. 5-th Symp Computer Architecture*, pp. 60–65, 1978.
- [26] Y. Chu, "Architecture of a hardware data interpreter," *Proc. 4-th IEEE Symp. on Computer Architecture*, pp. 1–9, 1977.
- [27] T. Kohonen, *Associativnye zapominayushchie ustrojstva: Per. s angl. [Associative storage devices: Trans. from English.]*. Mir, 1982.
- [28] K. Foster, *Associativnye parallelnye processory [Associative parallel processors]*. Energoizdat, 1981.
- [29] A. Ershov, *Algoritmy, matematicheskoe obespechenie i arhitektura mnogoprocessornykh vychislitel'nyh sistem [Algorithms, mathematical support, and architecture of multiprocessor computing systems]*. Nauka, 1982.
- [30] L. Bernstein, V. Lisyak, and V. Rabinovich, "Odnorodnaya programiruemaya struktura dlya resheniya kombinatorno-logicheskikh zadach na grafah i gipergrafah [Homogeneous programmable structure for solving combinatorial logic problems on graphs and

- hypergraphs],” *Metody rascheta i avtomatizatsiya proektirovaniya ustroystv v mikroelektronnykh CVM* [Calculation methods and automation of device design in microelectronic digital computers], pp. 39–52, 1975.
- [31] V. Vasiliev and E. Ralugin, *Elektronnye modeli zadach na grafhah* [Electronic models of graph problems]. Naukova dumka [Scientific thought], 1987.
- [32] P. Sapaty, “Aktivnoe informacionnoe pole kak model’ strukturnogo resheniya zadach na grafhah i setyah [Active information field as a model of structural problem solving on graphs and networks],” *Iss. of the USSR Academy of Sciences. Tech. Cybernet.*, no. 5, pp. 184–208, 1984.
- [33] A. Popov, “Primenenie geterogennoj vychislitel’noj sistemy s naborom komand diskretnoj matematiki dlya resheniya zadach na grafhah [Application of a heterogeneous computing system with a set of discrete mathematics commands for solving graph problems],” *Informacionnye tekhnologii* [Information technologies], vol. 25, no. 11, pp. 682–690, 2019, (In Russ.).
- [34] A. Popov, “Principy organizatsii geterogennoj vychislitel’noj sistemy s naborom komand diskretnoj matematiki [Principles of organization of a heterogeneous computing system with a set of discrete mathematics commands],” *Informacionnye tekhnologii* [Information technologies], vol. 26, no. 2, pp. 67–79, 2020, (In Russ.).
- [35] J. Zhang, S. Khoram, and J. J. Li, “Boosting the Performance of FPGA-based Graph Processor using Hybrid Memory Cube: A Case for Breadth First Search,” *Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, 2017.
- [36] Y. Hu, Y. Du, E. Ustun, and Z. Zhang, “GraphLily: Accelerating Graph Linear Algebra on HBM-Equipped FPGAs,” *2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD)*, pp. 1–9, 2021.
- [37] W. S. Song, V. Gleyzer, A. Lomakin, and J. Kepner, “Novel graph processor architecture, prototype system, and results,” in *2016 IEEE High Performance Extreme Computing Conference (HPEC)*. IEEE, Sep. 2016. [Online]. Available: <https://doi.org/10.1109/hpec.2016.7761635>
- [38] I. V. Afanasyev, V. V. Voevodin, K. Komatsu, and H. Kobayashi, “VGL: a high-performance graph processing framework for the NEC SX-aurora TSUBASA vector architecture,” *The Journal of Supercomputing*, vol. 77, no. 8, pp. 8694–8715, Jan. 2021. [Online]. Available: <https://doi.org/10.1007/s11227-020-03564-9>
- [39] M. Weinzwieg, *Obuchayushchayasya sistema iskusstvennogo intellekta s associativnoj pamyat’yu-processorom* [Learning Artificial Intelligence system with associative memory processor]. USSR Academy of Sciences, Scientific Council. according to the complex. probl. “Cybernetics”, 1980.
- [40] M. Weinzwieg and M. Polyakova, “Mekhanizm myshleniya i modelirovanie ego raboty v real’nom vremeni [Mechanism of thinking and modeling its work in real time],” *Intellektual’nye processy i ih modelirovanie* [Intelligent processes and their modeling], pp. 208–229, 1987.
- [41] S. Somsubhra, “Reconfigurable semantic processor,” Oct 2006.
- [42] Z. Rabinovich, “Nekotoryj bionicheskij podhod k strukturnomu modelirovaniyu celenapravlenno go myshleniya [Some bionic approach to structural modeling of purposeful thinking],” *Kibernetika* [Cybernetics], no. 2, pp. 115–118, 1979.
- [43] —, “Razvitie struktur universal’nykh EVM v svyazi s problemami avtomatizatsii nauchnykh issledovanij [Development of universal computer structures in connection with the problems of automation of scientific research],” *Avtomatika* [Automation], no. 5, pp. 63–72, 1979.
- [44] V. Gladun, *Evristicheskij poisk v slozhnykh sredah* [Heuristic search in complex environments]. Naukova dumka [Scientific thought], 1977.
- [45] —, *Planirovanie reshenij* [Planning solutions]. Naukova dumka [Scientific thought], 1987.
- [46] N. Amosov, A. Kasatkin, L. Kasatkina, and S. Talaev, *Avtomaty i razumnoe povedenie* [Automata and reasonable behavior]. Naukova dumka [Scientific thought], 1973.
- [47] E. Zolotov and I. Kuznetsov, *Rasshiryayushchiesya sistemy aktivnogo dialoga* [Expanding active dialogue systems]. Nauka, 1982.
- [48] A. Galushkin, “Sovremennye napravleniya razvitiya ne-jrokomp’yuternykh tekhnologij v Rossii [Modern directions of development of neurocomputer technologies in Russia],” *Otkrytye sistemy* [Open systems], no. 4, pp. 25–28, 1997, (In Russ.).
- [49] R. Hecht-Nielsen, “Nejrokomp’yuting: istoriya, sostoyanie, perspektivy [Neurocomputing: history, state, prospects],” *Otkrytye sistemy* [Open systems], no. 4, pp. 23–28, 1998.
- [50] L. Komartsova and A. Maksimov, *Nejrokomp’yutery. - 2-e izd.* [Neurocomputers. – 2nd ed.], ser. Informatika v tekhnicheskome universitete [Computer Science at the Technical University]. Moscow: Bauman Moscow State Technical University, 2004.
- [51] (2022, Dec) USB Accelerator — Coral. [Online]. Available: <https://coral.ai/products/accelerator/>
- [52] M. Moussa, A. Savich, and S. Areibi, “Architecture, system and method for artificial neural network implementation,” Jun 2013.
- [53] “Nejromorfnyj processor “Altaj” Neuromorphic processor “Altai,”” mode of access: <https://motivnt.ru/neurochip-altai/>. — Date of access: 29.03.2023.
- [54] J. D. Allen, J. Philip, and L. Butler, “Parallel machine architecture for production rule systems,” Jun 1989.
- [55] “CUDA Toolkit,” mode of access: <https://developer.nvidia.com/cuda-toolkit>. — Date of access: 29.03.2023.
- [56] “OpenCL,” mode of access: <https://www.khronos.org/opencl/>. — Date of access: 29.03.2023.
- [57] H.-N. Tran and E. Cambria, “A survey of graph processing on graphics processing units,” *The Journal of Supercomputing*, vol. 74, no. 5, pp. 2086–2115, Jan. 2018. [Online]. Available: <https://doi.org/10.1007/s11227-017-2225-1>
- [58] X. Shi, Z. Zheng, Y. Zhou, H. Jin, L. He, B. Liu, and Q.-S. Hua, “Graph processing on GPUs,” *ACM Computing Surveys*, vol. 50, no. 6, pp. 1–35, Nov. 2018. [Online]. Available: <https://doi.org/10.1145/3128571>
- [59] Y. Lü, H. Guo, L. Huang, Q. Yu, L. Shen, N. Xiao, and Z. Wang, “GraphPEG,” *ACM Transactions on Architecture and Code Optimization*, vol. 18, no. 3, pp. 1–24, Sep. 2021. [Online]. Available: <https://doi.org/10.1145/3450440>
- [60] V. Golenkov, “Strukturnaya organizatsiya i pererabotka informatsii v elektronnykh matematicheskikh mashinah, upravlyayemykh potokom slozhnostrukturirovannykh dannykh [Structural organization and processing of information in electronic mathematical machines controlled by the flow of complex structured data],” PhD diss.: 05.13.01 ; 05.13.13, Minsk, 1996.
- [61] —, *Parallel’nyj grafovyj komp’yuter (PGC), orientirovannyj na reshenie zadach iskusstvennogo intellekta, i ego primenenie* (Preprint; No 2) [Parallel graph computer (PGC), focused on solving artificial intelligence problems, and its application (Preprint; No. 2)]. Institute of Technical Cybernetics, 1994.
- [62] V. Golenkov [et al.], *Terminal’nyj modul’ parallel’nogo grafovogo komp’yutera (PGC): Interfejs s pol’zovatelem i processornymi modul’nyami, struktura, logicheskaya organizatsiya: materialy po matematicheskomu obespecheniyu EVM* [Terminal module of a parallel graph computer (PGC): User interface and processor modules, structure, logical organization: materials on computer mathematical support]. Institute of Technical Cybernetics, 1994.
- [63] V. Golenkov, “Grafodinamicheskie modeli i metody parallel’noj asinhronnoj pererabotki informatsii v intellektual’nykh sistemah [Graphodynamic models and methods of parallel asynchronous processing of information in intelligent systems],” Doct. diss.: 05.13.11 ; 05.13.17, Minsk, 1996, 396 p.
- [64] P. Gaponov, “Modeli i metody parallel’noj asinhronnoj pererabotki informatsii v grafodinamicheskoy associativnoj pamyati [Models and methods of parallel asynchronous processing of information in graphodynamic associative memory],” PhD diss.: 05.13.11, Minsk, 2000, 114 p.
- [65] V. Kuzmitsky, “Principy postroeniya grafodinamicheskogo parallel’nogo komp’yutera, orientirovannogo na reshenie zadach iskusstvennogo intellekta [Principles of building a graphodynamic parallel computer focused on solving artificial intelligence problems],” PhD diss.: 05.13.11, Minsk, 2000, 236 p.