
HTMAA - FPGA



HTMAA - FPGA



How to make your own simple, interactive VGA video patterns in verilog on the Lattice iCEstick

Why?


Have you started to hit up against the limits of **Arduino** for certain applications?





Why?

Do you need more speed and parallelism for low level tasks not suited to the **rpi**?







FPGAs are used everywhere!

















why?

employability



An FPGA Engineer designs and implements FPGA-based systems, ensuring they meet performance and functionality requirements. Learn about the technical skills needed, the tools used, and the various applications of FPGAs in industries such as telecommunications, aerospace, and consumer electronics.

Career Guides

Demand High **''**

Salary US \$100,000+



Education Undergroduate



Field Engineering LO .



HTMAA - FPGA

DAY 1

TP:
verilog
synthesis

*request licence!

DAY 2

TP: Lattice Toolchain DAY 3

TP: VGA animations

DAY 1

FPGA?


FIELD PROGRAMMABLE


You can (re)program this anywhere in the «field.»



GATE ARRAY :

A bunch of logic gates dealing with 0s and 1s






Bird's-eye view of FPGA




analog






digital




WHY DIGITAL ?

high noise immunity!






WHY DIGITAL ?





All digital devices (like computers, memory, etc.) can be made with only these logic gates !!!:






software


```
for(int i = 0; i < n; ++i)
{
    printf("Hello World");
}</pre>
```



hardware



How do FPGAs compare?



FLEXIBILITY

EFFICIENCY



Créez des puces sur mesure pour tous, à grande échelle, comme les logiciels.

Accueil

Notebooks

Research

translated by Google


Cette page a été traduite par l'API Cloud Translation.

Switch to English

Créer votre propre puce

Google a collaboré avec GlobalFoundries, SkyWater Technology et Efabless pour fournir des kits de conception de processus (PDK) et des chaînes d'outils Open Source afin que n'importe quel développeur puisse créer des conceptions de silicium manufacturables.

Tous les deux mois, vous pouvez envoyer vos conceptions Open Source pour les inclure dans le programme de navette OpenMPW et avoir la possibilité de les faire fabriquer sans frais.




System on Chip (SoC)

When CPU and FPGA are both needed:

heterogenous computing (CPU, GPU, FPGA) on a single die

Monolithic SoC



IP Softcores Intellectual Property:


a predesigned subcircuit for use in larger designs

open-source v proprietary

2D and 3D chiplets

FPGA superpower: parallelism







144 PINS ON THE HX1K !!

https://www.youtube.com/watch?v=IvUU8joBb1Q


FPGA superpower: hi thruput lo latency






FPGA superpower: Low power


Binary Neural Networks (BNNs) w FPGA




FPGA superpower: Machine Vision









https://tinyurl.com/59fzj8rx

FPGA toolchain

1. SYNTHESIS

Converting from a high-level description of hardware to a more detailed, lower-level description. Does the specific FPGA have the resources?

2. PLACE AND ROUTE

Which specific Logic Blocks are connected? Which interconnects used?

3. SIMULATE W TESTBENCH

Does it generate the expected signals?

4. FPGA CONFIGURATION

Generate the binary file, flash it to the on board memory.

1. SYNTHESIS

Hardware Description Languages (HDLs)

VHDL
has a
verbose
syntax
and
strong
typing

constrains
you to
write good
code

```
library IEEE;
use IEEE STD Logic 1164, all;
entity LATCH_IF_ELSEIF is
 port (En1, En2, En3, A1, A2, A3: in std_logic;
       Y: out std_logic);
end entity LATCH_IF_ELSEIF;
architecture RTL of LATCH_IF_ELSEIF is
begin
  process (En1, En2, En3, A1, A2, A3)
  begin
     if (E n1 = '1') then
      Y <= A1;
     elseif (En2 = '1') then
      Y <= A2:
     elseif (En3 = '1') then
      Y <= A3:
     end if,
                      \mathsf{VHDL}
   end process;
end architecture RTL;
```

Verilog

beware:
lets you
write code
which will

not work

verilog

looks

similar to


Ccode

1. SYNTHESIS

verilog

registertransfer level (RTL)


transistors




2. PLACE AND ROUTE



3. SIMULATE W TESTBENCH



4. FPGA CONFIGURING



FPGA Dev Board Manufacturers

1




AMD Xilinx




Intel/Altera

FPGA Dev Board Manufacturers




CONFIGURABLE LOGIC BLOCKS

SINGLE LOGIC CELL



There are two types of digital logic we can implement in the FGPA...

COMBINATIONAL




*Light travels a foot in one billionth of a second. Electric charge is about 90% as fast.

SEQUENTIAL



What do these mean?


synchronous vs asynchronous ?





«FLOATING INPUT»




RESET








DIGITAL ELECTRONICS REFRESHER



http://www.cburch.com/logisim/

Combinatorial circuits



No memory required: These circuits don't "remember" past inputs; they work in real-time based only on the present input.

Fast and straightforward: The output is calculated instantly as soon as the input changes.

Made up of logic gates: Combinational circuits are primarily built using logic gates like AND, DR, and NDT.

ex: Multiplexer

Sequential circuits



ex: Counter

Memory-based: Sequential circuits can store past inputs and use this information along with current inputs to determine the output.


Time-dependent: They often work in sync with a clock signal, which controls when the circuit updates its state.

Built with flip-flops: The basic building blocks of digital electronics sequential circuits are flip-flops, which are used to store data.

ex: Shift register RAM


CONFIGURABLE LOGIC BLOCK

COMBINATIONAL MODE




CONFIGURABLE LOGIC BLOCK

CLOCKED MODE




CONFIGURABLE LOGIC BLOCK

CLOCKED MODE




CONFIGURABLE INTERCONNECT



BINARY REP

CONFIGURABLE INTERCONNECT



BINARY REP

ACTUAL BINARY FILE




Configures interconnects and logic blocks!

always @(*) or assign

always @(posedge clk)

$$\langle =$$

COMBINATIONAL






 $W \mid r \in$

VALUE «DRIVEN»



has a value retained in memory until changed by a subsequent assignment*





*but doesn't necessarily use flip flops

Problem sets Getting Started

- . Gening Started &
- . Output Zem @

Verilog Language

Basics

- · Simple Wite O
- four wres o
- · Inverter &
- AND gate ©
- NOR gate ⑤
- NVOR gate ∅
- · Seclaring wires &
- · JASS this @

Vectors

- · Westers @
- · Vectors in more detail @
- · Vector part select @
- Divise operators ©
- Four-input gates 6
- Vector concatenation operator ©
- Nector reversal 1
- Replication operator:
- More replication 6

Modules: Hierarchy

- · Mothier 6
- . Connecting ports by position 6
- Connecting ports by hame
- Three modules ©
- Modules and vectors ©
- · Adder 1 ©
- Adder I ()
- Carry-select adder
- · Adder-subtractor (

Procedures

Procedures include always, initial, task, and function blocks. Procedures allow sequential statements (which cannot be used outside of a procedure) to be used to describe the behaviour of a circuit.

- Always blocks (compinational) ©
- Always blocks (clockes) @
- . f statument &
- · f statement interes @
- . Case statement @

Contents 1 Getting Damed 2 Verting Language 21 Sept 2 22Verme 2.2 Manufect Hermony £49/postures Address or log Females 3 Capata 31 Commissional Lagor. 311 Basic Gelen ATEMANIAN. 313 Arthyretic Circum 314 Kernaugh May to Circum 3.2 Sequencel Logic 271 Laterage and Plan Florid. SII Courses 3225Kit Registers Will A Mary Droubs 8.7.5 First River Vagreen 3.3 Suiting Larger Drouts A Vertication: Reading Streatstone 41 Finding bugs in code AZ Build a provision a servicion valetimi Evel fordor Histog Temperature e C8460






Create a module with one input and one output that behaves like a wire.

Unlike shysical vires, in rea (and other signals) in Verlog are directional. This means information flows in only one direction, from (usually one) source or or a sins (The country is signal or the other collected when the country is will, in a Verlog formative acciprence" (lies 1 per 1 eff., a Lie 1 fight...) Life.] The value of the signal or the right add is driven on to the life and the life. The exagenment is "continuous" because the assignment continuous all the time even if the right add is use one rights. A continuous said in terms one otherwise.

Test With 12 4

The ports on a module also have a checkion (pacety input or output). An input port is driven by something from outputs from module while an output good office correcting outside. When viewed from heids the module an input port is a driver or course, while an output good is a driver or course.

The diagram below illustrates how each got of the circuit corresponders each of of Verlog code. The module and got declarations create the black got the discult Your cask is to proceed a wire finiground by adding on it will light establishment to connect. In this wire. The gotts outside the box are not your concern but you about it now that your circuit is teased by connecting signals from our test hermass to the ports on your 100 and 100.



In addition to confinence addyments, Varioginal three orier assignment types that are used in processual blocks, two of which are synthesizable. We won't be using them until the start using procedural blocks.

Reported pollution largety droved 1 line




Status: Success!

You have solved 47 problems. See my progress...

Timing diagrams for selected test cases

These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit, outputs from your circuit, and the expected reference outputs. The "Mismatch" trace shows which cycles your outputs don't match the reference outputs (o = correct, 1 = incorrect).

XNOR gate




filename list inputs (default to and outputs wire type) module top (input in, output out);

assign out = in;

endmodule

the section that does something

assign defines logic linking inputs and outputs




assign continuously drives in into out

there is no memory here

module top (input in, output out);

assign out = ! in;


endmodule





module top (input a, input b, output out);

assign out = a&b;

endmodule







microfluidics

```
wire/
reg
type [upper:lower] vector_name;
reg [7:0] a;
assign \alpha [7:0] = 8/b00001111; // name then index
assign a [2] = 1/b0; // only sets position 2 bit!
                                     *Verilog is case sensitive
```

VECTURS V. SCALARS

```
reg r_A = 1/b1;
reg r_B = 1/b0;
reg [3:0] r_X = 4/b0101;
reg [3:0] r_Y = 4/b1100;
wire [3:0] w_AND_VECTOR, w_OR_VECTOR, w_XOR_VECTOR, w_NOT_VECTOR;
assign w_AND_SCALAR = r_A & r_B;
assign w_BR_SCALAR = r_A | r_B
assign w_XOR_SCALAR = r_A ^ r_B;
assign w_NOT_SCALAR = \sim r_A;
assign w_AND_VECTOR = r_X & r_Y;
assign w_{R}VECTOR = r_X r_Y
assign w_X = x_X - x_Y
assign w_NOT_VECTOR = ~r_X;
```

```
# AND of 1 and 0 is 0
# \square R 	 of 1 	 and 0 	 is 1
# XDR of 1 and 0 is 1
# NNT of 1 is 0
# AND of 0101 and 1100 is 0100
# DR of 0101 and 1100 is 1101
# XOR of 0101 and 1100 is 1001
# NOT of 0101 is 1010
```

~verilog gotchas~



use counters to increment but **not** in the form of a for loop and also, ++ doesn't exist in verilog!

use if/else or a tertiary op (it's like an AND gate)

ex. $paint_r = (square) ? 4'hF : 4'h1;$

use case (it's like a MUX) if you have several paths

beware the **begin** and **end** tags, format with indentation!

HDL pitfalls

1. Latches



Latch problems in Verilog coding typically arise when a signal is unintentionally inferred as a latch due to **incomplete assignments** in always blocks. To avoid these issues, here are several strategies:

1. Complete Assignments in Always Blocks

Ensure that all possible conditions for a signal are covered in your always block. If a signal is not assigned in all paths, a latch may be inferred. For example:

```
always @(posedge clk or posedge reset)
begin

if (reset) begin

signal <= 0; // Reset condition

end else begin

signal <= input_signal; // Always
assign a value


end

end
```

3. Metastability

A metastable condition occurs when setup or hold times are violated.






2. Race conditions


A race condition is any case where the outcome depends on unknown / uncontrolled event ordering.

Asynchronous circuits are infamous for having race conditions where the behavior of the circuit depends on **which of two** paths through logic gates is fastest.



Suppose CLK = D = 1. The latch is transparent and passes D through to make Q = 1. Now, CLK falls. The latch should remember its old value, keeping Q = 1. However, suppose the delay through the inverter from CLK to is rather long compared to the delays of the AND and \Box R gates. Then nodes N1 and Q may both fall before rises. In such a case, N2 will never rise, and Q becomes stuck at 0.

iCE40



Lattice HX1K

144 1/0 PINS

1280 L□GIC BL□CKS

12 MHz

≈6 euros

iCE40HX1K-VQ100





Les images sont fournies à titre indicatif
Voir les caractéristiques du produit



□ Comparer un produit

N° Mouser :	842-ICE40HX1K-VQ100			
N° de fab. :	iCE40HX1K-VQ100			
Fab. :	Lattice			
N° client:	N° client			
Description :	FPGA - Réseau prédiffusé programmable par l'utilisateur iCE40HX 1280 LUTs 1.2V Ultra Low-Power			
Fiche technique:	∠ iCE40HX1K-VQ100 Fiche technique			
Modèle de ECAO:	Symbole PCB, empreinte et modèle 3D			
the control of the co	nent le chargeur de bibliothèque pour convertir util ECAD. En savoir plus sur le modèle ECAD.			
Plus d'informations	En savoir plus à propos de Lattice iCE40HX1K-VQ100			

Ajouter au projet | Ajouter des notes

En stock: 721	
Stock:	721 Expédition possible immédiatement
Délai usine :	16 Semaines ?
Entrez la quantité:	Minimum : 1 Multiples : 1 Acheter

Prix (EUR)

Ext. Prix	Prix unitaire	Qté.
6,98 €	6,98 €	1
153,25€	6,13 €	25
528,30 €	5,87 €	90

PRODUITS PRÉSENTÉS LATTICE




iCE40

not just a sea of logic...

specialized modules:

BRAM
PLL
SPI
I/O (w LVDS)
NVCM



Lattice Toolchain

SYNTHESIS TESTBENCH C□NFIGURATI□N


→ →


iCEcube 2

ModelSim


Diamond Programmer








IceCube 2



1 Make new project




② ADD .V and .PCF




3 Tool > Run All

Dutput Files >
Bitmap >
Dpen File Location

Diamond Programmer








5 Upload

Challenge

BLINK W FPGA!





Use a register to divide the clock frequency to a 1Hz (green LED) blink.

(2^n-1) / clock speed = frequency

If we want to know what the final frequency of an LED blinking will be with a given counter and clock speed:

(2^24 -1) / 12MHz = 1.4Hz = blink frequency (if toggling every roll over of a 24 bit register with a 12MHz clock)


top.v


```
'default_nettype none
module top(
input wire clk,
output wire LED
reg[23:0] counter;
assign LED = counter[23];
always@(posedge clk)
begin
counter <= counter + 1;
end
endmodule
```

RUN SYNTHESIS

INSPECT REPORT


```
I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time: 0.0 (sec)
Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)
Phase 3
Info-1404: Inferred PLL generated clock at uut/PLLOUTCORE
Info-1404: Inferred PLL generated clock at uut/PLLOUTGLOBAL
Design Statistics after Packing
   Number of LUTs
                              280
   Number of DFFs :
                              90
   Number of DFFs packed to IO : 0
   Number of Carrys
Device Utilization Summary after Packing
   Sequential LogicCells
                              73
       LUT and DFF
       LUT, DFF and CARRY :
                             17
   Combinational LogicCells
      Only LUT : 168
       CARRY Only :
                             4
      LUT with CARRY : 22
   LogicCells
                            : 284/1280
                        : 39/160
   PLBs
   BRAMs
                          : 5/16
                           : 17/96
   IOs and GBIOs
                            : 1/1
   PLLs
I2088: Phase 3, elapsed time: 0.4 (sec)
Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)
Phase 5
I2088: Phase 5, elapsed time: 0.4 (sec)
Phase 6
```





INSPECT P&R

INSPECT RTL



PIN CONSTRAINTS (pcf)

From: EB82-iCEstick_User_Manual-2.pdf

Preprogrammed Design and Board LEDs

There are a total of 5 LEDs on the iCEstick board. All are controlled by I/Os of the iCE40HX-1k device. The default bitstream loads the iCE40HX-1k device and the green LED lights up signifying that the device has loaded correctly and power is good. The other four red LEDs arranged in a diamond pattern begins to flash in a clockwise direction. This is the intended function of the default bitstream.


Table 1. User VO and LEDs

LED location	CPLD pin (All in Bank 1)	CPLD WO	LED color
Dt	99	PIO1_14	Red y
DS	98	Pi01_13	Red
D3	97	PIO1_12	Red
D4	96	PIQ1_11	Red
D5	95	PIO1_10	Green

top.pcf

set_io clk 21 set_io LED 95

Testbench



Open ModelSim, reselect the licence.dat file

Open a "new project"

Click Add Existing Files (pick only the test bench verilog file) and then Close

Now Compilation > Compile All

Now Simulation > Start Simulation

In the console type ((view wave))...

...then <<add wave * >>... (note the space between wave and *)

right click on the signal and selected Clock and then set the speed.

...and a time period for example : <<run 10000ms>>.


```
*you can code things in testbenches that are not synthesizable
```


```
// TEST BENCHES
//for test benches
use # to make things
happen at certain times
\times = 0
#10 \times = \times + 1
#20 \times = \times + 2
#30 \times = \times + 3
#20 \times = \times + 2;
#10 \times = \times + 1
            value of x:
time
10
60
80
                 8
                 9
// for test bench
clocks :
always
begin
```

#period/2 clk = ~clk;

end

FLASHING BINARY





Launch Diamond Programmer and take the default options (or click scan and take those). Important to note that you must launch Lattice Diamond Programmer directly, not through Lattice Diamond, in order to find the iCE40HX1K chip. It will mistake the board for a JTAG interface and give the following errors: "Failed to scan board", "Scan Failed - Creating Blank Programmer Project."


Now change the Device Family to iCE40, the device to iCE40HX1K, and under Program enter the following information: Change Access mode to SPI Flash Programming and now some other options appear. Select > Vendor: Micron, Device: N25Q032, Package: 8-pin VDFPN8


Now load the bitmap (bin) file and check that it has a non-zero datasize


CHALLENGE

Make your own interactive FPGA video synthesizer !!!


BECHAMEL Lo-Fi FPGA Video Art Board

















r0 (= v_count(6), r1 (= v_count(1), r2 (= v_count(4), g0 (= h_count(5), g0 (= h_count(5), g0 (= h_count(5), g0 (= h_count(4), g0 (= h_count(4),



if (alw_cntr2(12)*h_count(51) begin r0 (= 1'b1) r1 (= 1'b1) r2 (= 1'b1) g0 (= 1'b0) g1 (= 1'b0) g2 (= 1'b0) t0 (= w_count(51) t0 (= w_count(51) t0 (= bw_cntr2(51) t0 (= bw_cntr2(51) t0 (= bw_cntr2(51) t0 (= bw)cntr2(51) t0 (= bw)cntr2(51)







wire[1]:0] bit or: assign bit_or = h_count[1]0]|v_count[1]0];

if (bit_or[5] == 1 | bit_or[3] == 0) begin

wire[1]:01 bit wor. assign bit_xor = h_count()|01"v_count()|01:

if (bit_xor[2] == 1 | bit_xor[4] == 1)
begin




wire[[[0] bit_and] ussign cit_and = h_count(11:036 v_count(11:01)

if (bit_and(6) == 1 | bit_xor[7] == 1)

Alhambra II




Iñigo Muguruza imuguruza



*your PCF will differ!

https://github.com/imuguruza/alhambra_II_test/tree/master/vga

Alhambra II








H SYNC
V SYNC





COLOR PATTERNS


Alhambra II

VGA SYNC TEST












Scan line



Display timings for 640x480 at 60Hz in units of pixels:


Parameter	Horizontal	Vertical
Active Pixels	640	480
Front Porch	16	10
Sync Width	96	2
Back Porch	48	33
Total Blanking	160	45
Total Pixels	800	525
Sync Polarity	negative	negative





https://projectf.io/posts/fpga-graphics/

BYTEBEATS



use h-count for x and y, use v_counter for time animations

if(187==((h_count*5)+v_count) blue else green

GOING FURTHER

REACT TO BUTTONS
REACT TO MUSIC
GRADIENTS

DIFF RESOLUTIONS
SCREEN BUFFER
LINE BUFFER
TAKE VIDEO INPUT IN (from RPI)
SPRITES
FONTS

USEFUL LINKS

```
https://hdlbits.01xz.net/wiki/Main_Page
http://people.ece.cornell.edu/land/courses/ece5760/FinalProjects/
https://opencores.org/
https://www.fpga4fun.com/
https://nandland.com/
https://digitaljs.tilk.eu/
https://www.dcode.fr/binary-image
http://asic-world.com/verilog/index.html
https://projectf.io/tutorials/
http://fpgacpu.ca/fpga/index.html
https://zipcpu.com/tutorial/
http://www.doe.carleton.ca/~gallan/478/pdfs/PeterVrlR.pdf
https://fpgaer.tech/?p=191
https://projectf.io/posts/fpga-graphics/
https://projectf.io/posts/animated-shapes/
https://clifford.at/icestorm
https://m-labs.hk/gateware/migen/
analog input:
https://web.archive.org/web/20190615204217/https://hamsterworks.co.nz/mediawiki/index.php/Cheap_Analogue_Input
cold booting:
https://www.latticesemi.com/support/answerdatabase/3/3/4/3344
iCE Stick Manual :
https://www.mouser.fr/ProductDetail/Lattice/iCE40HX1K-TQ144?gs=F9A14TELRMtiYSwGl6R%2Fcw%3D%3D
Mentor ModelSim Simulator with Lattice iCEcube2:
https://www.latticesemi.com/-/media/LatticeSemi/Documents/ApplicationNotes/MP2/Modelsim_AN006_Dec2020.ashx?document_id=50795)
Diamond Programmer with the iCEstick:
https://www.youtube.com/watch?v=Df9k1T0bHmA&ab_channel=Dom
Bytebeats:
https://github.com/TuesdayNightMachines/Bytebeats
```










Hypno \ominus



RPI size

213 × 58 × 10 mm

\$640

€430

£230

\$479

\$999





















