

Keyboard Reader (Roulette Game)

Laboratório de Informática e Computadores 2024 / 2025 verão Autores: Alexandre Silva / Daniel Pereira / Duarte Rodrigues

O módulo Keyboard Reader é constituído por três blocos principais: i) o descodificador de teclado (Key Decode); ii) o bloco de armazenamento (designado por Ring Buffer); e iii) o bloco de entrega ao consumidor (designado por Output Buffer), de acordo com o diagrama representado na Figura 1. Neste caso, o módulo Control, implementado em software, é a entidade consumidora. Para esta primeira fase, o Keyboard Reader tem apenas o bloco de descodificação implementado (Key Decode) Figura 2a, fazendo diretamente a ligação com a entidade consumidora através do UsbPort.




Figura 1: Diagrama de blocos do módulo *Keyboard Reader*


1 Keyboard Reader

1.1 Key Decode


O bloco Key Decode implementa um descodificador de um teclado matricial 4x4 por hardware, sendo constituído por três sub-blocos: i) um teclado matricial de 4x4; ii) o bloco Key Scanner, responsável pelo varrimento do teclado; e iii) o bloco Key Control, que realiza o controlo do varrimento e o controlo de fluxo, conforme o diagrama de blocos representado na Figura 2a.

O controlo de fluxo de saída do bloco $Key\ Decode$, (para o módulo Control), define que o sinal K_{val} é ativado quando é detetada a pressão de uma tecla, sendo também disponibilizado o código dessa tecla no barramento $K_{0:3}$. Apenas é iniciado um novo ciclo de varrimento ao teclado quando o sinal K_{ack} for ativado e a tecla premida for libertada. O diagrama temporal do controlo de fluxo está representado na Figura 2b.

O bloco Key Scanner foi implementado de acordo com o diagrama de blocos representado na Figura 3. Para este bloco, foi escolhida a 3ª versão, devido ao menor número de clocks (4) necessários para fazer o varrimento das 16 teclas presentes no teclado.



(a) Diagrama de blocos do módulo Key Decode



(b) Diagrama temporal

Figura 2: Bloco Key Decode




Figura 3: Diagrama de blocos do módulo Key Scanner

O bloco Key Control foi implementado pela máquina de estados representada em ASM-chart na Figura 4, de acordo com o funcionamento esperado do KeyDecode, acima mencionado.

A descrição hardware dos blocos Key Reader, Key Decode, Key Scanner e Key Control em VHDL encontra-se nos anexos VHDL.






Figura 4: Máquina de estados do *Key Control*. As linhas a laranja e azul representam o valor *false* e *true* respetivamente.

2 Control

Os módulos de Controlo são responsáveis pela lógica de alto nível, gerindo o estado do sistema, processando os dados e enviando informações para apresentar no LCD. Este tem como entradas um sinal de *input* válido do teclado, assim como a tecla correspondente a esse *input*, tendo por sua vez o dever de atualizar o estado do jogo (ack) de forma apro-

priada e comunicar com outros módulos a informação devida. Atua essencialmente como o "cérebro" do sistema, implementando o comportamento específico do jogo.

Autores: Alexandre Silva / Daniel Pereira / Duarte Rodrigues

2.1 UsbPort

O *UsbPort* é a nossa forma de comunicação entre o teclado matricial e o módulo de *Control*. Esta ligação teve as entradas e saídas definidas de acordo com o ficheiro de texto *hardware.simul* Figura5 presente no projeto em *kotlin*.




Figura 5: Configurações para a Simulação

2.2 HAL

O HAL é uma camada de abstração que permite separar as camadas superiores do software dos detalhes específicos do hardware usado. É no HAL que temos as ferramentas para usar os bits que entram e saem do UsbPort, ferramentas estas como writeBits(), readBits() fazer ref para o código do HAL. Ao encapsular estas funcionalidades, a HAL permite que os restantes módulos (como o Scanner do teclado ou o Control do jogo) interajam com o hardware de forma simplificada, sem depender dos detalhes técnicos do hardware específico utilizado. Esta abordagem promove a portabilidade do código e facilita a manutenção e evolução do sistema.

2.3 KBD

O KBD é a correspondência em software ao teclado matricial que queremos implementar. É aqui que decidimos os caracteres que queremos reproduzir no display e como é que chegamos ao código representado por estes. Dentro do KBD temos as funções getKey() e waitKey(), responsáveis por este processo, fazendo uso do HAL para reconhecer o código





da tecla premida no teclado hardware, simulado ou não, e fazendo uma correspondência ao seu caracter

2.4 LCD

Este ficheiro define um objeto que controla o LCD através de várias funções para o iniciar, escrever dados ou comandos e manipular o cursor. A função init() inicializa o display, configurando-o primeiro no modo de 8 bits e depois no modo de 4 bits. As função write(c:Char) escreve um único caracter convertendo-o para inteiro e chamando a função writeDATA(). A write(text:String) escreve uma sequência de caracteres através da função anterior. A função writeDATA() chama a função writeBYTE() com o argumento rs a true, tal como a função writeCMD chama a função writeBYTE() com o argumento rs a false, distinguindo-se um do outro através do valor de rs. A função writeByte() escreve Bytes dividindo-os em Nibbles de 4 bits, escrevendo cada nibble separadamente. A função writeNibble() escreve um nibble de comando ou dados no LCD chamando a função correta dependendo do SERIALINTERFACE, seja em paralelo ou em série. Ainda não foi implementada a escrita em série. A função writeNibbleParallel() começa por definir o tipo de instrução que vai escrever, comando ou dados, ativa o enable e depois escreve o suposto comando ou dado de 4 bits, desativando o enable após a escrita da instrução. A função cursor() manda uma linha e um comando para posicionar o cursor no display. A função clear() envia um comando definido nas configurações do LCD que limpa o display.

2.5 TUI

Neste momento, o TUI é a nossa entidade que gere o LCD e o KBD, de forma a escrever com uma maior facilidade o que for pretendido no display. Por enquanto, foi feito uso dele de forma a testar o bom funcionamento dos outros módulos acima referidos e fazer o chamamento de instruções de uma forma mais abstracta, facilitando o uso dos outros módulos.

3 Conclusões

Concluindo, até ao dado momento, foi realizado um dado número de módulos de forma a termos uma componente em hardware, correspondente ao descodificamento teclado matricial 4x4, que pretendíamos implementar e fez-se a sua ligação ao Control capaz de com a informação descodificada, apresentar a tecla premida no teclado no display. Isto mostra que tendo um Key Decode funcional, mesmo não tendo os outros módulos pertencentes ao KeyBoard Reader, podemos fazer uso dele de forma a ter o comportamento pretendido. No futuro, prevê-se a implementação dos restantes módulos Hardware apresentados na introdução, assim como os restantes módulos Software de forma a apresentar um melhor funcionamento do sistema.



A VHDL

A.1 roulette.vhd

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
— This is the top-level entity responsible for running the actual program
entity roulette is
        port (
                Liness: in std logic vector(3 downto 0);
                CLK : in std logic;
                Reset : in std logic;
                LCD RS :
                                out std_logic;
                LCD EN :
                                 out std logic;
                LCD DATA:
                            out std logic vector (7 downto 4);
                Colss
                                 out std_logic_vector(3 downto 0);
                Kout
                                 out std_logic_vector(3 downto 0);
                                out std logic
                Kval
        );
end roulette;
architecture structural of roulette is
        component Key decode is
            port (
                                         in std_logic;
                        Kack
                                :
                        Liness
                                         in std_logic_vector(3 downto 0);
                        CLK
                                         in std_logic;
                                     :
                        Reset
                                         in std logic;
                         Colss
                                         out std_logic_vector(3 downto 0);
                        Kout
                                         out std_logic_vector(3 downto 0);
                        Kval
                                         out std logic
                );
        end component;
        component UsbPort is
            port (
                                        : IN STD LOGIC VECTOR(7 DOWNIO 0);
                        inputPort
                                        : OUT STD LOGIC VECTOR(7 DOWNTO 0)
                        outputPort
                );
        end component;
        signal sig_k3_0
signal sig_kscan
                            : std logic vector(3 downto 0);
                               : std logic vector(1 downto 0);
```



Keyboard Reader (Roulette Game)

Laboratório de Informática e Computadores 2024 / 2025 verão Autores: Alexandre Silva / Daniel Pereira / Duarte Rodrigues

```
signal sig_cols
                           : std_logic_vector(3 downto 0);
signal sig kval
                           : std logic;
— Valores n o atribuidos correspondentes aos bits 5-7 do input do UsbPort
— Este sinal foi criado para n o haver erros associados ao Usbport ao abrir o
signal \ inputSignal : std\_logic := \ '0';
                      : std_logic_vector(3 downto 0);
signal sig_d7_4
                           : std_logic;
signal sig_enable
signal sig rs
                           : std logic;
signal sig kack outusbport : std logic;
begin
keydecode:
                  Key_decode port map (
                           => sig kack outusbport,
        Kack
         Liness
                 => Liness,
        CLK
                 =>
                           CLK,
         Reset
                 =>
                           Reset,
         Colss
                 => sig_cols,
         Kout
                 \Rightarrow sig_k3_0,
         Kval
                 => sig kval
);
usbPortVHD:
                           UsbPort port map (
         inputPort(0)
                           => sig_kval,
                           \Rightarrow sig_k3_0(0),
         inputPort(1)
         inputPort(2)
                           \Rightarrow sig_k3_0(1),
         inputPort(3)
                           \Rightarrow \operatorname{sig}_{k3}_{0}(2),
         inputPort(4)
                           \Rightarrow sig_k3_0(3),
         — Valores n o atribuidos
         inputPort(5)
                           => inputSignal,
         inputPort(6)
                           => inputSignal,
         inputPort (7)
                           => inputSignal,
         outputPort(0)
                          => sig_kack_outusbport,
                          \Rightarrow sig_d7_4(0),
         outputPort(1)
         outputPort(2)
                          \Rightarrow sig d7 4(1),
         outputPort(3)
                          => sig_d7_4(2),
         outputPort(4)
                           \Rightarrow \sin^{2} d7 - 4(3),
         — Valores n o atribuidos
         outputPort(5) => inputSignal,
         outputPort(6)
                          \Rightarrow sig rs,
         outputPort(7)
                         => sig enable
```



```
);
                        LCD_RS <= sig_rs;
LCD_EN <= sig_enable;
LCD_DATA <= sig_d7_4;</pre>
                         \begin{array}{lll} Kval &<=& sig\_kval\,;\\ Kout &<=& sig\_k3\_0\,;\\ Colss &<=& sig\_cols\,; \end{array}
end structural;
```



A.2 Key reader.vhd

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
entity Key reader is
        port (
                 Kack
                         : in std_logic;
                 Liness
                         : in std_logic_vector(3 downto 0);
                 CLK
                                  : in std logic;
                 Reset
                         : in std logic;
                 Colss
                         : out std logic vector(3 downto 0);
                         : out std logic vector(3 downto 0);
                 Kout
                         : out std logic
                 Kval
        );
end Key_reader;
architecture structural of Key_reader is
        component key_decode is
                 port (
                                  : in std_logic;
                         Kack
                                 : in std_logic_vector(3 downto 0);
                         Liness
                         CLK
                                          : in std logic;
                         Reset
                                  : in std logic;
                         Colss
                                  : out std_logic_vector(3 downto 0);
                                  : out std_logic_vector(3 downto 0);
                         Kout
                                  : out std logic
                         Kval
                 );
        end component;
        — Sinais internos
        signal sig kpress : std logic;
                           : std_logic_vector(3 downto 0);
        signal sig k3
        signal sig_cols : std_logic_vector(3 downto 0);
        signal sig kval
                           : std logic;
        begin
        keydecode: key_decode port map (
                 Kack
                      \Rightarrow Kack,
                 Liness => Liness,
                        \Rightarrow CLK,
                 CLK
                 Reset => Reset,
                 Colss => sig_cols,
                 Kout
                        \Rightarrow sig k3,
                 Kval
                        => sig kval
        );
```



```
\begin{array}{lll} Kval &<=& sig\_kval\,;\\ Kout &<=& sig\_k3\,;\\ Colss &<=& sig\_cols\,; \end{array}
```

end structural;



A.3 KEY DECODE/Key decode.vhd

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
entity Key decode is
        port (
                Kack
                          : in std_logic;
                          : in std_logic_vector(3 downto 0);
                Liness
                CLK
                              : in std logic;
                Reset
                                in std logic;
                Colss
                          : out std_logic_vector(3 downto 0);
                          : out std logic vector(3 downto 0);
                Kout
                Kval
                          : out std logic
        );
end Key_decode;
architecture structural of Key decode is
        component key_scanner is
            port (
                        KScan : in std_logic_vector(1 downto 0);
                        lines : in std_logic_vector(3 downto 0);
                        CLK : in std logic;
                        Reset: in std logic;
                        columns : out std_logic_vector(3 downto 0);
                        KPress : out std logic;
                                        : out std logic vector (3 downto 0)
                );
        end component;
        component KeyControl is
                port (
                                 : in std_logic;
                   reset
                                        : in std logic;
                        clk
                               : in std_logic;
                        Kpress
                        Kack
                                : in std_logic;
                        KScan
                                : out std logic vector(1 downto 0);
                        Kval
                                : out std logic
                );
        end component;
        signal sig_kpress : std_logic;
                              : std logic vector(3 downto 0);
        signal sig k3
                               : std logic vector(1 downto 0);
        signal sig_kscan
                         : std_logic_vector(3 downto 0);
        signal sig_cols
```





```
signal sig_kval
                                              : std_logic;
           begin
           keyscan: key_scanner port map (
                       KScan
                                  => sig_kscan,
                       lines
                                  \Rightarrow Liness,
                      CLK
                                              CLK,
                                  =>
                       Reset
                                  =>
                                              Reset,
                       columns => sig_cols,
                       KPress \ \ \Longrightarrow \ sig\_kpress \; ,
                                             => sig_k3
            );
           keycontrols: KeyControl port map (
                                  => Reset,
                       reset
                                  \Rightarrow CLK,
                       clk
                       Kpress \ \ \Longrightarrow \ sig\_kpress \; ,
                                  \implies \operatorname{Kack},
                       Kack
                                  \begin{array}{l} => \; sig\_kscan \; , \\ => \; sig\_kval \end{array}
                       KScan
                       Kval
            );
           Kval \ <= \ sig\_kval \,;
           Kout <= sig_k3;
           Colss <= sig_cols;
end structural;
```



A.4 KEY DECODE/KeyControl/KeyControl.vhd

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
— This is the entity is the state machine that controls the keydecode file
entity KeyControl is
        port (
                    reset
                                           : in std logic;
                         clk
                                             : in std_logic;
                                      : in std_logic;
                         Kpress
                         Kack
                                         : in std logic;
                                          : out std_logic_vector(1 downto 0);
                         KScan
                         Kval
                                          : out std logic
        );
end KeyControl;
architecture behavioral of KeyControl is
type STATE TYPE is (State Scan Columns, State_Scan_Lines, State_Val, State_Ack_Waiting);
signal CurrentState, NextState: STATE TYPE;
begin
— Flip-Flop's
CurrentState <= State_Scan_Columns when RESET = '1' else NextState when rising_edge(clk)
— Generate Next State
Generate Next State:\\
process (CurrentState, Kpress, Kack)
    begin
    case CurrentState is
        when State Scan Columns =>
                                         if (Kpress = '1') then
                                                      NextState <= State Scan Lines;
                                      else
                                                      NextState <= State Scan Columns;
                                     end if;
                                     NextState <= State_Val;
        when State Scan Lines
                                                  if (Kack = '1' and Kpress = '0') then
            when State Val
                                                      NextState <= State Ack Waiting;
                                      else
                                                      NextState <= State Val;</pre>
                                     end if;
```



Keyboard Reader (Roulette Game)

Laboratório de Informática e Computadores 2024 / 2025 verão Autores: Alexandre Silva / Daniel Pereira / Duarte Rodrigues



A.5 KEY_DECODE/KEY_SCANNER/key_scanner.vhd

```
library ieee;
use ieee.std logic 1164.all;
— This entity defines the key scanner circuit
entity key scanner is
    port (
                KScan
                        : in std logic vector(1 downto 0);
                lines
                         : in std logic vector(3 downto 0);
                CLK
                           : in std logic;
                         : in std logic;
                Reset
                columns : out std_logic_vector(3 downto 0);
                KPress : out std logic;
                                 : out std logic vector (3 downto 0)
    );
end key_scanner;
architecture structural of key scanner is
        component counter is
                port (
                        CE
                                          : in std logic;
                                  : in std logic;
                        CLK
                                  : in std logic;
                         reset
                         parallel_load_flag : in std_logic;
                         parallel_load_value : in std_logic_vector(1 downto 0);
                         count : out std logic vector(1 downto 0)
                );
        end component;
        component decoder 2x4 is
                port (
                        S : in std_logic_vector (1 downto 0);
                        Y: out std logic vector (3 downto 0)
                );
        end component;
        component priority encoder is
                port (
                                 : in std logic vector(3 downto 0);
                                 : out std logic vector(1 downto 0);
                        GS
                                 : out std logic
```



```
);
end component;
component register_2bits is
         port (
                  CLK
                         : in std logic;
                 RESET : in std_logic;
                        : in std_logic;
                         : in std_logic_vector(1 downto 0);
                  D
                 EN
                        : in std logic;
                  Q
                         : out std logic vector(1 downto 0)
         );
end component;
signal counter_to_decoder: std_logic_vector(1 downto 0);
signal penc_to_reg
                                     : std_logic_vector(1 downto 0);
signal cols
                                              : std logic vector(3 downto 0);
signal penc_to_kpress
                            : std logic;
signal K low
                            : std_logic_vector(1 downto 0);
signal lines signal
                            : std_logic_vector(3 downto 0);
begin
Contador: counter port map (
        CE \implies KScan(0),
        CLK \implies CLK,
         reset => Reset,
         parallel\_load\_flag \implies \ '0',
         parallel_load_value => "01",
         count => counter_to_decoder
);
Decoder: decoder_2x4 port map (
         S => counter to decoder,
        Y(0) \implies cols(0),
        Y(1) \implies cols(1),
        Y(2) \implies cols(2),
        Y(3) \Rightarrow cols(3)
);
lines_signal <= not lines;</pre>
Penc: priority_encoder port map (
                \Rightarrow lines\_signal(0),
        A(0)
                 \Rightarrow lines\_signal(1),
        A(1)
        A(2)
                 \Rightarrow lines signal (2),
        A(3)
                 \Rightarrow lines signal (3),
```





```
Y \Rightarrow penc\_to\_reg,
                              GS => penc to kpress
               );
               Reg: register_2bits port map (
                                           \Rightarrow \operatorname{KScan}(1),
                              CLK
                              \begin{array}{ccc} CLK & - & - & - \\ RESET & \Rightarrow & Reset , \\ - & - & & & '0', \end{array}
                                             \Longrightarrow \ \mathrm{penc\_to\_reg} \; ,
                              D
                                             => '1',
                              EN
                              Q
                                             => K low
                );
              \begin{array}{lll} K(3) &<= & counter\_to\_decoder\left(1\right); \\ K(2) &<= & counter\_to\_decoder\left(0\right); \end{array}
               K(1) \ll K_{low}(1);
               K(0) \le K_{low}(0);
               columns <= not cols;
               KPress <= penc_to_kpress;</pre>
end structural;
```



A.6 KEY DECODE/KEY SCANNER/COUNTER/counter.vhd

```
library ieee;
use ieee.std logic 1164.all;
entity counter is
    port (
            CE
                   : in std_logic;
                  CLK
                        : in std logic;
                   reset : in std logic;
                   parallel load flag : in std logic;
                   parallel load value: in std logic vector(1 downto 0);
                   count : out std logic vector(1 downto 0)
    );
end counter;
architecture behavioral of counter is
        component adder 2bits is
                port (
                         A : in std_logic_vector(1 downto 0);
                         B: in std logic vector(1 downto 0);
                         carry\_in \quad : \ in \ std\_logic \, ;
                         carry_out : out std_logic;
                         result : out std logic vector(1 downto 0)
                 );
        end component;
        component\ mux\_2x1\ is
                port (
                         A : in std_logic_vector(1 downto 0);
                         B: in std logic vector (1 downto 0);
                         selector: in std logic;
                         result : out std logic vector(1 downto 0)
                 );
```



end component;

— Imports the 2bit registry component register 2bits is port (: in std_logic; CLK RESET : in std_logic; : in std_logic; SETD : in std logic vector(1 downto 0); EN: in std logic; : out std logic vector(1 downto 0) Q end component; — The carry out signal for the 2 bit adder signal carry_out_adder_2bits : std_logic_vector(1 downto 0); signal result_adder_2bits : std_logic_vector(1 downto 0); signal result mux : std logic vector(1 downto 0); signal result register 2bits: std logic vector(1 downto 0); begin — Instantiates the 2 bit adder that always adds 1 instance adder 2bits : adder 2bits port map (A => result_register_2bits, $B \implies "01",$ $carry_in \Rightarrow '0',$ carry out => open, result => result adder 2bits); — Instantiates the MUX instance mux 2x1 : mux 2x1port map (A => result adder 2bits, B => parallel load value, selector => parallel_load_flag, $result \quad => result_mux$);







A.7 KEY DECODE/KEY SCANNER/COUNTER/adder 2bits.vhd

```
library ieee;
use ieee.std logic 1164.all;
entity adder 2bits is
        port (
                A : in std_logic_vector(1 downto 0);
                B: in std logic vector(1 downto 0);
                carry in : in std logic;
                carry out : out std logic;
                result : out std logic vector(1 downto 0)
        );
end adder 2bits;
architecture behavioral of adder_2bits is
        — Imports the full adder from the specification in the full adder entity
        component full adder
                port (
                        A: in std logic;
                        B: in std logic;
                        carry_in : in std_logic;
                        carry_out : out std_logic;
                        result : out std_logic
                );
        end component;
        — Declares the output and carry variables for the 4 full adders
        signal out_full_adder_1 : std_logic;
        signal out full adder 2 : std logic;
        signal carry_full_adder_1 : std_logic;
        signal carry full adder 2 : std logic;
begin
        — Instantiates a full adder with all the default values
        instance full adder 1 : full adder
```



Keyboard Reader (Roulette Game)

Laboratório de Informática e Computadores 2024 / 2025 verão Autores: Alexandre Silva / Daniel Pereira / Duarte Rodrigues

```
port map (
                          A \Rightarrow A(0),
                          B \Rightarrow B(0),
                          carry_in => carry_in,
                          carry out => carry full adder 1,
                          result => out_full_adder_1
                  );
        - Instantiates three more full adders with the previous carries as inputs
        — and with incremental bit placements for the A and B inputs
        instance full adder 2 : full adder
                 port map (
                          A \Rightarrow A(1),
                          B \implies B(1),
                          carry\_in \ \ = > \ carry\_full\_adder\_1 \; ,
                          carry_out => carry_full_adder_2,
                          result \implies out full adder 2
                  );
        — Defines the adder/subtractor's carry out as the last full adder's carry
        carry\_out <= carry\_full\_adder\_2;
        — Sets the result bits in order
         result(0) <= out_full_adder_1;
         result(1) <= out_full_adder_2;
end behavioral;
```



LIBRARY ieee;

Keyboard Reader (Roulette Game)

Laboratório de Informática e Computadores 2024 / 2025 verão Autores: Alexandre Silva / Daniel Pereira / Duarte Rodrigues

A.8 KEY DECODE/KEY SCANNER/COUNTER/FFD.vhd

```
USE ieee.std logic 1164.all;
— Entity declaration for D Flip-Flop with enable, reset, and set functionalities
ENTITY FFD IS
   PORT (
       CLK
             : IN
                   std logic;
                              - Clock input
       RESET : IN
                   std logic; — Asynchronous reset input (active high)
                  std_logic; — Asynchronous set input (active high)
             : IN
             : IN std_logic; — Data input

: IN std_logic; — Enable input (active high)

: OUT std_logic — Data output
       EN
    );
END FFD;
— Architecture describing the behavior of the Flip-Flop
ARCHITECTURE logicFunction OF FFD IS
BEGIN
   — Conditional signal assignment with priority: RESET > SET > ENABLE
   D WHEN rising edge (CLK) AND EN = '1'; — Priority 3: Enable is active, upda
```

END logicFunction;



A.9 KEY DECODE/KEY SCANNER/COUNTER/full adder.vhd

```
library ieee;
use ieee.std logic 1164.all;
— This entity is responsible for acting as a full adder, using two half-adders
— in succession to account for first bit carries
entity full_adder is
        port (
                A: in std logic;
                B: in std logic;
                carry in : in std logic;
                carry out : out std logic;
                result : out std logic
        );
end full_adder;
architecture behavioral of full adder is
        — Imports the half adder from the specification in the half_adder entity
        component half adder
                port (
                        A : in std_logic;
                        B : in std_logic;
                        result : out std_logic;
                        carry_out : out std logic
                );
        end component;
        — Initialises the result carriers for the half-adders
        signal out_half_adder_1 : std_logic;
        signal out half adder 2 : std logic;
        signal carry_half_adder_1 : std_logic;
        signal carry half adder 2 : std logic;
begin
        — Instantiate the first half adder with the full adder's A and B
        instance half adder 1 : half adder
```



```
port map (
                          A \Rightarrow A,
                          B \implies B,
                          result \implies out\_half\_adder\_1,
                          carry_out => carry_half_adder_1
                 );
        — Instantiate the second half adder with the first half adder's result and
        — carry, to account for the bit carry
        instance_half_adder_2: half_adder
                 port map (
                          A \implies out\_half\_adder\_1 \;,
                          B => carry_in,
                          result => out_half_adder_2,
                          carry_out => carry_half_adder_2
                 );
         result <= out_half_adder_2;
         carry out <= (carry half adder 1 or carry half adder 2);
end behavioral;
```



A.10 KEY DECODE/KEY SCANNER/COUNTER/half adder.vhd

```
library ieee;
use ieee.std logic 1164.all;
— This entity is responsible for acting as a half adder, simply XOR'ing two
— to sum them returning their value and carry.
entity half adder is
        port (
               A: in std logic;
               B: in std logic;
                result
                       : out std_logic;
                carry_out : out std_logic
        );
end half_adder;
architecture structural of half adder is
begin
        result <= A xor B;
        carry out <= A and B;
end structural;
```



A.11 KEY DECODE/KEY SCANNER/COUNTER/MUX2x1.vhd

```
library ieee;
use ieee.std logic 1164.all;
— This entity is responsible for acting like a MUX, and giving the output based
— on the selected inputs
entity mux 2x1 is
        port (
                 A: in std logic vector(1 downto 0);
                 B: in std logic vector (1 downto 0);
                 selector : in std_logic;
                 result : out std logic vector(1 downto 0)
         );
end mux_2x1;
— Implements the logic of a MUX with two inputs and one selector
architecture structural of mux 2x1 is
begin
        result(1) \leftarrow (A(1) and not selector) or (B(1) and selector);
        result(0) \le (A(0) \text{ and not selector}) \text{ or } (B(1) \text{ and selector});
end structural;
```



A.12 KEY DECODE/KEY SCANNER/COUNTER/registry 2bits.vhd

```
library ieee;
use ieee.std logic 1164.all;
entity register 2bits is
    port (
                : in std_logic;
        CLK
        RESET: in std logic;
              : in std logic;
               : in std logic vector(1 downto 0);
               : in std logic;
        EN
               : out std logic vector(1 downto 0)
    );
end register_2bits;
architecture behavioral of register_2bits is
    — Declare the component for the flip-flop (FFD)
    component FFD is
         port (
             CLK
                     : in std logic;
             RESET : in std logic;
                     : in std_logic;
             SET
             D
                     : \ in \ std\_logic \, ;
                     : \  \, in \  \, std\_logic \, ; \\
             EN
                     : out std_logic
             Q
         );
    end component;
begin
    — Instantiate the flip-flops (FFD) for each bit of the data input
    FFD1: FFD
         port map (
             CLK
                    \Rightarrow CLK,
             RESET \Rightarrow RESET
             SET
                    => '0',
             EN
                    => EN,
                    \Rightarrow D(0),
             D
             Q
                    \Rightarrow Q(0)
         );
    FFD2: FFD
         port map (
```



```
CLK
                => CLK,
      RESET \Rightarrow RESET,
                => '0',
      SET
                \Rightarrow EN,
      EN
                \Rightarrow D(1),
\Rightarrow Q(1)
      D
      Q
);
```

end behavioral;



A.13 KEY DECODE/KEY SCANNER/COUNTER/registry 2bits counter.vhd

```
library ieee;
use ieee.std logic 1164.all;
entity register 2bits counter is
    port (
                : in std_logic;
        CLK
        RESET: in std logic;
               : in std logic;
               : in std logic vector(1 downto 0);
               : in std logic;
        EN
               : out std logic vector(1 downto 0)
    );
end register_2bits_counter;
architecture behavioral of register_2bits_counter is
    — Declare the component for the flip-flop (FFD)
    component FFD is
         port (
             CLK
                     : in std logic;
             RESET : in std logic;
                     : in std_logic;
             SET
             D
                     : \ in \ std\_logic \, ;
                     : \  \, in \  \, std\_logic \, ; \\
             EN
                     : out std_logic
             Q
         );
    end component;
begin
    — Instantiate the flip-flops (FFD) for each bit of the data input
    FFD1: FFD
         port map (
             CLK
                    \Rightarrow CLK,
             RESET \Rightarrow RESET
             SET
                    => '0',
             EN
                    => EN,
                    \Rightarrow D(0),
             D
             Q
                    \Rightarrow Q(0)
         );
    FFD2: FFD
         port map (
```



```
CLK
              => CLK,
     RESET \Rightarrow RESET,
              => '0',
     SET
              => EN,
     EN
              \Rightarrow D(1),
\Rightarrow Q(1)
     D
     Q
);
```

end behavioral;



A.14 KEY DECODE/KEY SCANNER/DEC/decoder 2x4.vhd

```
library ieee;
use ieee.std logic 1164.all;
— This entity is responsible for acting as a 2x4 decoder
entity decoder_2x4 is
         port (
                   S : in std_logic_vector (1 downto 0);
                   Y: out std logic vector (3 downto 0)
          );
end decoder_2x4;
architecture structural of decoder_2x4 is
begin
         Y(0) \; <= \; (\, not \; \, S\,(1) \; \; and \; \; not \; \; S\,(\,0\,)\,)\,;
         Y(1) \le (\text{not } S(1) \text{ and } S(0));
         Y(2) \le (S(1) \text{ and not } S(0));
         Y(3) \ll (S(1)) and S(0);
end structural;
```



A.15 KEY DECODE/KEY SCANNER/PENC/mux 2x1 penc.vhd

```
library ieee;
use ieee.std logic 1164.all;
— This entity is responsible for acting like a MUX, and giving the output based
— on the selected inputs
entity mux 2x1 penc is
        port (
                A: in std logic;
                B: in std logic;
                selector : in std_logic;
                result : out std\_logic
        );
end mux_2x1_penc;
— Implements the logic of a MUX with two inputs and one selector
architecture structural of mux 2x1 penc is
begin
        result <= (A and not selector) or (B and selector);
end structural;
```



A.16 KEY DECODE/KEY SCANNER/PENC/partial priority encoder.vhd

```
LIBRARY ieee;
Use ieee.std logic 1164.all;
— This entity is responsable for corresponding the 4 bits of the inputs to 2 bits
— with Y(0) being A(0) and A(1) and Y(1) being the A(2) and A(3)
— Gs is a signal that will be on when one of the inputs is active
entity partial_priority_encoder is
        port (
                        : in std logic vector(1 downto 0);
                        : out std_logic;
                 GS
                         : out std logic
end partial priority encoder;
architecture structural of partial_priority_encoder is
begin
        Y \ll not A(0);
        GS \le A(0) \text{ or } A(1);
end structural;
```



signal GS PPenc3

A.17 KEY DECODE/KEY SCANNER/PENC/priority encoder.vhd

```
LIBRARY ieee;
Use ieee.std logic 1164.all;
— This entity is responsable for corresponding the 4 bits of the inputs to 2 bits
— with Y(0) being A(0) and A(1) and Y(1) being the A(2) and A(3)
— Gs is a signal that will be on when one of the inputs is active
entity priority_encoder is
        port (
                        : in std logic vector(3 downto 0);
                        : out std logic vector(1 downto 0);
                        : out std logic
                 GS
end priority_encoder;
architecture structural of priority encoder is
        component partial_priority_encoder is
        port (
                        : in std logic vector(1 downto 0);
                        : out std_logic;
                 GS
                        : out std logic
        );
        end component;
        component mux 2x1 penc is
        port (
                A : in std_logic;
                B : in std_logic;
                selector: in std logic;
                result : out std logic
        );
        end component;
        signal Y_PPenc1 :
                           std logic;
        signal GS_PPenc1
                                : std_logic;
        signal Y PPenc2:
                           std_logic;
        signal GS PPenc2
                               : std logic;
        signal Y PPenc3:
                           std_logic;
```

: std logic;



end structural;

```
begin
          PencPartial1: partial priority encoder
          port map(
                     A(0) \Rightarrow A(0),
                     A(1) \implies A(1),
                             => Y PPenc1,
                             \Rightarrow GS PPenc1
          );
          PencPartial2: partial priority encoder
          port map(
                     A(0) \Rightarrow A(2),
                     A(1) \Rightarrow A(3),
                              \Rightarrow Y_PPenc2,
                     Y
                             \Rightarrow GS PPenc2
                     GS
          );
          PencPartial3: partial priority encoder
          port map(
                     A(0) \implies GS PPenc1,
                     A(1) \implies GS PPenc2,
                              => Y PPenc3,
                              \Rightarrow GS PPenc3
                     GS
          );
          Mux2x1: mux_2x1_penc
          port map(
                                        => Y\_PPenc1\,,
                    Α
                                        \Rightarrow Y PPenc2,
                                        \Rightarrow Y_PPenc3,
                    result => out_mux2x1
          );
— Sa das do Penc
          Y(0)
                   <= out mux2x1;
                   \langle = Y \overline{PPenc3};
          Y(1)
                   <= GS PPenc3;
          GS
```

signal out mux2x1 : std logic;



A.18 UsbPort.vhd

```
— Copyright (C) 2020 Intel Corporation. All rights reserved.
— Your use of Intel Corporation's design tools, logic functions
— and other software and tools, and any partner logic
— functions, and any output files from any of the foregoing
— (including device programming or simulation files), and any
— associated documentation or information are expressly subject
— to the terms and conditions of the Intel Program License
— Subscription Agreement, the Intel Quartus Prime License Agreement,
— the Intel FPGA IP License Agreement, or other applicable license
— agreement, including, without limitation, that your use is for
— the sole purpose of programming logic devices manufactured by
— Intel and sold by Intel or its authorized distributors. Please
- refer to the applicable agreement for further details, at
— https://fpgasoftware.intel.com/eula.
                        "Quartus Prime"
--- PROGRAM
                        "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"
— VERSION
--- CREATED
                        "Tue Mar 01 09:42:31 2022"
LIBRARY ieee;
USE ieee.std logic 1164.all;
LIBRARY work;
ENTITY UsbPort IS
        PORT
        (
                inputPort: IN STD LOGIC VECTOR(7 DOWNIO 0);
                outputPort : OUT STD\_LOGIC\_VECTOR(7 DOWNIO 0)
        );
END UsbPort;
ARCHITECTURE bdf type OF UsbPort IS
COMPONENT sld virtual jtag
GENERIC (lpm type : STRING;
                        sld_auto_instance_index : STRING;
                        sld_instance_index : INTEGER;
                        sld ir width: INTEGER;
                        sld sim action : STRING;
                        sld sim n scan : INTEGER;
                        sld sim total length : INTEGER
        PORT(tdo : IN STD\_LOGIC;
                 ir out : IN STD LOGIC VECTOR(7 DOWNIO 0);
                 tck : OUT STD LOGIC;
                 tdi: OUT STD LOGIC;
                 virtual state cdr : OUT STD LOGIC;
```





```
virtual_state_sdr : OUT STD_LOGIC;
                   virtual state eldr : OUT STD LOGIC;
                   virtual_state_pdr : OUT STD_LOGIC;
                   virtual state e2dr : OUT STD LOGIC;
                   virtual state udr : OUT STD LOGIC;
                   virtual state cir : OUT STD LOGIC;
                  virtual_state_uir : OUT STD_LOGIC;
tms : OUT STD_LOGIC;
                   jtag_state_tlr : OUT STD_LOGIC;
                   jtag state rti : OUT STD LOGIC;
                   jtag state sdrs : OUT STD LOGIC;
                   jtag state cdr : OUT STD LOGIC;
                   jtag state sdr : OUT STD LOGIC;
                   jtag state eldr : OUT STD LOGIC;
                   jtag\_state\_pdr : OUT STD LOGIC;
                   jtag_state_e2dr : OUT STD_LOGIC;
                   jtag_state_udr : OUT STD_LOGIC;
                   jtag_state_sirs : OUT STD LOGIC;
                   jtag state cir : OUT STD LOGIC;
                   jtag_state_sir : OUT STD LOGIC;
                   jtag_state_elir : OUT STD_LOGIC;
                   \verb|jtag_state_pir|: OUT STD_LOGIC;
                   jtag_state_e2ir : OUT STD_LOGIC;
                   jtag_state_uir : OUT STD_LOGIC;
                   ir in : OUT STD LOGIC VECTOR(7 DOWNIO 0)
END COMPONENT:
BEGIN
b2v_inst : sld_virtual_jtag
GENERIC MAP(lpm_type => "sld_virtual_jtag",
                          sld auto instance index => "YES",
                          sld instance index \Rightarrow 0,
                          sld ir width \Rightarrow 8,
                          sld\_sim\_action \Rightarrow "UNUSED",
                          sld_sim_n_scan \Rightarrow 0,
                          sld sim total length \Rightarrow 0
PORT MAP(ir_out => inputPort,
                  ir_in => outputPort);
END bdf type;
```



TestBench



B.1 testbench/Key reader tb.vhd

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
entity Key reader tb is
end Key reader tb;
architecture behavioral of Key_reader_tb is
    component Key_reader is
        port (
            Kack
                  : in std logic;
            Liness: in std logic vector(3 downto 0);
                  : in std_logic;
            Reset : in std_logic;
            Colss : out std_logic_vector(3 downto 0);
            Kout : out std logic vector(3 downto 0);
            Kval : out std logic
        );
    end component;
    constant clk_period
                               : TIME := 10 \text{ ns};
    constant half clk period : TIME := clk period / 2;
    signal Kack tb
                                 : std logic;
    signal lines tb
                                 : std logic vector(3 downto 0);
    signal clk tb
                             : std logic;
    signal reset tb
                                : std logic;
    signal columns_tb : std_logic_vector(3 downto 0);
    signal K_tb
                                     : std_logic_vector(3 downto 0);
    signal Kval_tb
                             : std_logic;
begin
    UUT : Key_reader
        port map (
                  \Rightarrow Kack tb,
            Kack
            Liness => lines_tb,
                   \Rightarrow clk tb,
            CLK
            Reset => reset tb,
            Colss \implies columns\_tb,
            Kout
                   \Rightarrow K tb,
                   => Kval tb
            Kval
        );
    clk_gen: process
    begin
        reset tb \ll '1';
        lines tb <= "1111";
```



```
Kack tb <= '0';
wait for clk period;
lines tb <= "1111"; — not Kpress
reset tb <= '0';
 Kack tb <= '1';
wait for clk period * 2;
— Test of first line
lines tb <= "0111";
wait for clk_period * 2;
Kack tb <= '1';
wait for clk period * 2;
lines_tb <= "1111"; — not Kpress
wait for clk_period * 2;
Kack tb <= '0';
wait for clk_period * 2;
— Test of second line
lines tb <= "1011";
wait for clk period * 2;
Kack tb <= '1';
wait for clk_period * 2;
lines tb <= "1111"; — not Kpress
wait for clk period * 2;
Kack_tb <= '0';
wait for clk_period * 2;
— Test of third line
lines tb <= "1101";
wait for clk period * 2;
Kack_tb <= '1';
wait for clk_period * 2;
lines tb <= "1111"; — not Kpress
wait for clk_period * 2;
Kack tb <= '0';
wait for clk period * 2;
— Test of fourth line
lines tb <= "1110";
wait for clk_period * 2;
```



```
ISEL

Departamento de Engenharia
Elotrônica o Tolecomunicações
```



B.2 testbench/Key decode tb.vhd

```
library ieee;
use ieee.std logic 1164.all;
entity Key decode tb is
end Key decode tb;
architecture behavioral of Key decode to is
    component Key_decode is
        port (
             Kack
                   : in std logic;
             Liness: in std logic vector(3 downto 0);
             CLK : in std_logic;
             Reset \quad : \ in \ std\_logic \, ;
             Colss : out std_logic_vector(3 downto 0);
                   : out std logic vector(3 downto 0);
             Kval
                  : out std_logic
    end component;
    constant clk_period
                                : TIME := 20 \text{ ns};
    constant half clk period : TIME := clk period / 2;
    signal Kack tb
                          : std logic;
    signal lines tb
                          : std_logic_vector(3 downto 0);
    signal clk tb
                         : std logic;
                         : std_logic;
    signal reset_tb
    signal columns_tb : std_logic_vector(3 downto 0);
                     : std_logic_vector(3 downto 0);
: std_logic;
    signal K_tb
    signal Kval_tb
begin
    UUT : Key decode
         port map (
             Kack
                    \Rightarrow Kack tb,
             Liness => lines_tb,
             CLK
                    \Rightarrow clk tb,
             Reset => reset tb,
             Colss \implies columns\_tb,
             Kval
                    \Rightarrow Kval tb,
             Kout
                    \Rightarrow K tb
         );
    clk gen: process
    begin
        clk tb <= '0';
```



```
wait for half_clk_period;
    clk tb <= '1';
    wait for half_clk_period;
end process;
stimulus: process
begin
    reset_tb <= '1';
    lines_tb <= "1111";
    Kack tb <= '0';
    wait for clk_period;
    lines tb <= "1111"; — not Kpress
    reset\_tb <= '0';
    Kack_tb <= '1';
    wait for clk_period * 2;
    — Test of first line
    lines tb \le "0111";
    wait for clk_period * 2;
    Kack tb <= '1';
    wait for clk period * 2;
    lines tb <= "1111"; — not Kpress
    wait for clk period * 2;
    Kack tb <= '0';
    wait for clk period * 2;
    — Test of second line
    lines_tb <= "1011";
    wait for clk_period * 2;
    Kack tb <= '1';
    wait for clk_period * 2;
    lines tb <= "1111"; — not Kpress
    wait for clk_period * 2;
    Kack tb <= '0';
    wait for clk_period * 2;
    — Test of third line
    \begin{array}{l} lines\_tb <= "1101"; \\ wait \ for \ clk\_period \ * \ 2; \end{array}
    Kack tb <= '1';
    wait for clk period * 2;
```



```
ISEL
Departamento de Engenharia
Eletrónica e Telecomunicações
e de Computadores
```



B.3 testbench/KeyControl tb.vhd

```
library ieee;
use ieee.std logic 1164.all;
entity KeyControl tb is
end KeyControl tb;
architecture behavioral of KeyControl tb is
    component KeyControl is
        port (
                     : in std logic;
             reset
                     : in std logic;
             clk
             Kpress : in std_logic;
             Kack
                     : in std logic;
                     : out std logic vector(1 downto 0);
                     : out std logic
         );
    end component;
    constant clk_period
                                : TIME := 10 \text{ ns};
    constant half clk period : TIME := clk period / 2;
    signal reset tb : std logic;
    signal clk tb
                       : std logic;
    signal Kpress tb : std logic;
    signal Kack tb
                       : std_logic;
    signal KScan_tb : std_logic_vector(1 downto 0);
    signal Kval_tb
                      : std logic;
begin
    UUT : KeyControl
        port map (
             reset
                     => reset tb,
             clk
                     \Rightarrow clk_tb,
             Kpress => Kpress tb,
                     \Longrightarrow \operatorname{Kack\_tb},
             Kack
             KScan
                     \Rightarrow KScan tb,
             Kval
                     => Kval tb
         );
    clk gen: process
    begin
        clk\_tb <= '0';
        wait for half clk period;
        clk tb <= '1';
        wait for half_clk_period;
```



```
end process;
    stimulus: process
    begin
         reset tb <= '1';
         wait for clk period;
                      <= '0';
         Kpress\_tb
         Kack\_tb
                      <= '0';
                      <= '0';
         reset tb
         wait for clk_period;
         Kpress_tb <= '1';
                   <= '0';
         Kack tb
         wait for clk period * 2;
         Kpress\_tb \quad <= \ '0';
                     <= '0';
         Kack tb
         wait for clk_period;
         Kpress_tb <= '1';
         Kack tb = \langle 1';
         wait for clk period;
         Kpress tb <= '1';
         Kack t\bar{b} \ll 10';
         wait for clk_period;
         Kpress tb <= '0';
         Kack t\bar{b} \ll 1';
         wait for clk_period;
         Kpress_tb <= '1';
         Kack tb
                    <= '1';
         wait for clk_period;
         \begin{array}{lll} Kpress\_tb & <= \ '0 \ '; \\ Kack\_tb & <= \ '0 \ '; \end{array}
         wait for clk_period * 2;
         wait;
    end process;
end behavioral;
```



B.4 testbench/KeyScannerTb.vhd

```
library ieee;
use ieee.std logic 1164.all;
entity Key Scanner tb is
end Key Scanner tb;
architecture behavioral of Key Scanner tb is
    component key_scanner is
        port (
            KScan
                     : in std logic vector(1 downto 0);
                     : in std logic vector (3 downto 0);
             lines
                     : in std_logic;
             reset
                     : in std logic;
             columns: out std logic vector(3 downto 0);
             Kpress : out std logic;
                     : out std_logic_vector(3 downto 0)
    end component;
    constant clk_period
                                : TIME := 10 \text{ ns};
    constant half clk period : TIME := clk period / 2;
    signal Kscan tb : std logic vector(1 downto 0);
                       : std_logic_vector(3 downto 0);
    signal lines tb
    signal clk_tb
signal reset_tb
    signal clk tb
                       : std_logic;
                       : std_logic;
    signal columns_tb : std_logic_vector(3 downto 0);
    signal Kpress_tb : std_logic;
    signal K_tb
                     : std_logic_vector(3 downto 0);
begin
    UUT : key scanner
         port map (
             Kscan
                     \Rightarrow Kscan_tb,
                     \Rightarrow lines\_tb,
             lines
            CLK
                     \Rightarrow clk tb,
                     \Rightarrow reset tb,
            columns => columns_tb,
            Kpress \implies Kpress\_tb,
                     => K tb
         );
    clk gen: process
    begin
        clk tb <= '0';
```



```
wait for half_clk_period;
    clk tb <= '1';
    wait for half clk_period;
end process;
stimulus: process
begin
    reset_tb <= '1';
    Kscan\_tb \le "11";
    lines tb <= "0000";
    wait for clk_period *2;
    reset tb <= '0';
    Kscan\_tb \le "11";
    lines_tb <= "0001";
    wait for clk period *2;
    Kscan tb <= "10";
    lines tb <= "0001";
    wait for clk_period *2;
    Kscan_tb <= "00";
    lines_tb <= "0001";
    wait for clk period *2;
    Kscan tb <= "11";
    lines tb <= "0010";
    wait for clk period *2;
    Kscan_tb <= "10";
    lines_tb <= "0010";
    wait for clk_period *2;
    Kscan tb <= "00";
    lines tb <= "0010";
    wait for clk period *2;
    Kscan_tb <= "11";
    lines tb <= "0100";
    wait for clk_period *2;
    Kscan tb <= "10";
    lines_tb <= "0100";
    wait for clk_period *2;
    Kscan tb <= "00";
    lines tb <= "0100";
    wait for clk_period *2;
```



```
Kscan tb <= "11";
         lines t\bar{b} <= "1000";
         wait for clk_period *2;
         Kscan tb <= "10";
         lines_tb <= "1000";
wait for clk_period*2;
         Kscan_tb <= "00";
         lines_tb <= "1000";
         wait for clk period *2;
           Kscan tb <= "11";
         lines\_t\overline{b} <= "0000";
         wait for clk_period *2;
         Kscan_tb <= "10";
         lines tb <= "0000";
         wait \ for \ clk\_period*2;
         Kscan_tb <= "00";
         lines_tb <= "0000";
         wait for clk period *2;
         wait;
    end process;
end behavioral;
```



B.5 testbench/CounterTb.vhd

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity counter tb is
end counter_tb;
architecture behavioral of counter tb is
    component counter is
        port (
            CE
                                  : in std logic;
                                 : in std_logic;
            CLK
            reset
                                 : in std_logic;
            parallel_load_flag : in std_logic;
            parallel_load_value : in std_logic_vector(1 downto 0);
                                  : out std logic vector (1 downto 0)
        );
    end component;
    constant clk_period
                               : TIME := 10 \text{ ns};
    constant half clk period : TIME := clk period / 2;
    signal CE tb
                                    : std logic;
    signal CLK tb
                                    : std logic;
                                    : std logic;
    signal reset tb
    signal parallel_load_flag_tb : std_logic;
    signal parallel_load_value_tb : std_logic_vector(1 downto 0);
    signal count_tb
                                  : std logic vector(1 downto 0);
begin
    UUT: counter
        port map (
            CE
                                 \Rightarrow CE tb,
            CLK
                                 \Rightarrow CLK tb,
                                 => reset_tb,
            reset
            parallel_load_flag => parallel_load_flag_tb,
            parallel_load_value => parallel_load_value_tb,
            count
                                 => count tb
        );

    Clock Generation

    clk_gen: process
    begin
        while true loop
            CLK tb <= '0';
            wait for half_clk_period;
```





```
CLK tb <= '1';
            wait for half clk period;
        end loop;
    end process;
    — Stimulus Process
    stimulus: process
    begin
         - Reset the counter and enable counting
            reset tb <= '1';
                  CE tb
                                <= '1';
                  - Signal to use on mux that selects the parallel load
                  parallel_load_flag_tb <= '0';
                  — Value that will be input in the register if the selector is 1
            parallel_load_value_tb <= "01";
            wait for clk_period;
            reset tb \ll '0';
                  wait for clk period *8;
            parallel_load_flag_tb <= '1';
            wait for clk period *2;
                  - Stop the increment of the counter by changing the mux signal
            parallel load flag tb <= '1';
                  parallel\_load\_value\_tb <= "10";
            wait for clk period;
            wait for clk period;
                  — Change it to the default form of the counter, increment +1
                  parallel_load_flag_tb <= '0';
                  parallel load value tb <= "01";
                  wait for clk period *8;
            — Disable counting
            CE_tb \le '0';
            wait for clk_period;
            wait;
        end process;
end behavioral;
```



B.6 testbench/decoder tb.vhd

```
library ieee;
use ieee.std logic 1164.all;
entity decoder_tb is
end decoder_tb;
architecture behavioral of decoder_tb is
    component decoder 2x4 is
        port (
           S: in std_logic_vector (1 downto 0);
                               Y : out std_logic_vector (3 downto 0)
    end component;
    signal s_tb
                     : std_logic_vector(1 downto 0);
   signal y_tb : std_logic_vector(3 downto 0);
begin
   UUT : decoder 2x4
        port map (
           S \implies s_t b,
              => y_tb
        );
    stimulus: process
    begin
        s tb \ll "00";
        wait for 20 ns;
              <= "01";
        s tb
          wait for 20 ns;
        s_tb <= "10";
        wait for 20 ns;
         s tb
                <= "11";
        wait for 20 ns;
        wait;
    end process;
end behavioral;
```



B.7 testbench/priority encoder tb.vhd

```
library ieee;
use ieee.std logic 1164.all;
entity priority_encoder_tb is
end priority encoder tb;
architecture behavioral of priority_encoder_tb is
    component priority_encoder is
         port (
                  : in std logic vector(3 downto 0);
                   Y : out std logic vector(1 downto 0);
              GS: out std logic
          );
    end component;
    signal a_tb : std_logic_vector(3 downto 0);
signal y_tb : std_logic_vector(1 downto 0);
signal gs_tb : std_logic;
begin
    UUT : priority encoder
         port map (
                                                 A \implies a tb,
                                                 \begin{array}{ccc} Y & \Longrightarrow & y\_tb \,, \\ GS & & \Longrightarrow & gs\_tb \end{array}
          );
     stimulus: process
     begin
         a tb = 0000";
         wait for 20 ns;
                  <= "0001";
         a tb
         wait for 20 ns;
         a tb <= "0010";
         wait for 20 ns;
         a tb \leq "0100";
            wait for 20 ns;
         a tb = "1000";
          wait for 20 ns;
```



wait; end process;

end behavioral;



C Kotlin



$C.1 \quad roulette \quad software/src/main/kotlin/com/github/iselgt/roulette/UsbPort.kt$

```
package com.github.iselgt.roulette
import isel.leic.UsbPort

fun main() {

    HAL.init()
    var counter = 0

    while (true) {

        val value = UsbPort.read()
        println("${counter++}: ${Integer.toBinaryString(value)}")

        Thread.sleep(500)
    }
}
```



C.2 roulette software/src/main/kotlin/com/github/iselgt/roulette/HAL.kt

```
package com.github.iselgt.roulette
import isel.leic.UsbPort
object HAL {
    private var resetOutput = 0
    fun init(){
        resetOutput = 0
        UsbPort.write(resetOutput)
    //Checks if the bit chosen by the mask is on
    fun isBit(mask: Int):Boolean {
        \texttt{require} \, (\, \texttt{mask.countOneBits} \, () \! = \! = \! 1) \{ \ \texttt{"mask must be one bit only"} \ \}
        return UsbPort.read().and(mask) != 0
    }
    //Read the bits chosen by the mask and puts 0 on the bits that you aren't checking
    fun readBits(mask:Int):Int{
        return UsbPort.read().and(mask)
    //Force 0 on the bits chosen by the mask
    fun clrBits (mask:Int) {
        resetOutput = resetOutput.and(mask.inv())
        UsbPort.write(resetOutput)
    }
    //Force 1 on the bits chosen by the mask
    fun setBits(mask:Int){
        resetOutput = mask.or(resetOutput)
        UsbPort.write(resetOutput)
    }
    //Chose the bits that u want to rewrite and force them with the input value
    fun writeBits(mask:Int, value:Int){
         clr Bits (mask)
         setBits (value.and (mask))
    }
}
```



C.3 roulette software/src/main/kotlin/com/github/iselgt/roulette/KBD.kt

```
package com.github.iselgt.roulette
import isel.leic.utils.Time
object KBD {
    const val EMPTY CHAR = 0x00.toChar()
                                                // and empty char
    private const val KVAL = 0x01
                                                 // Mask for Kval
    private const val K = 0x1E
                                                 // Mask for K
                                                 // Mask for Kack
    private const val KACK = 0x01
    private val keys =
    charArrayOf('1', '4', '7', '*', '2', '5', '8', '0', '3', '6', '9', '#', 'A', 'B', 'C', 'D')
    fun init () {
        HAL. init()
    private fun getKey(): Char {
         if (HAL.isBit(KVAL)) {
             val key = HAL.readBits(K)
             HAL. set Bits (KACK)
             while (HAL. is Bit (KVAL)) {}
                   HAL. clr Bits (KACK)
                    return keys [key.shr(1)]
                   // Need to use shr because of the K being in InputUsbPort(4-1)
        return EMPTY CHAR
    }
    fun waitKey(timeout : Long): Char {
         val endTime = timeout + Time.getTimeInMillis()
         var key: Char
        \mathrm{do}\ \{
             key = getKey()
        } while (Time.getTimeInMillis() < endTime && key == EMPTY CHAR)
        return key
    }
}
```



C.4 roulette software/src/main/kotlin/com/github/iselgt/roulette/LCD.kt

```
package com.github.iselgt.roulette
import isel.leic.utils.Time
object LCD {
    private const val LINES = 2
    private const val COLS = 16
    private const val SERIAL INTERFACE = false
    // Useful Constants to use with LCD
    private const val NONE VALUE = 0x00
                                                    // Null-Terminator value for when no l
    private const val DATA_MASK = 0x1E
                                                    // A useful mask that correspond to th
    {\tt private \ const \ val \ ENABLE\_MASK} = 0x80
                                                    // A useful mask that correspond to en
    private const val REGISTER SELECTOR MASK= 0x40// A useful mask that correspond to the
    private const val WAIT FIRST TIME = 15L
    private const val WAIT TIME = 5L
    // LCD Command Constants
    private const val LCD CLEAR = 0x01
                                                    // Clear display & reset cursor to (0
                                                    // Return cursor to (0,0) without clea
    {\tt const\ val\ LCD\ HOME}=0x02
    {\tt private \ const \ val \ LCD\_ENTRY \ MODE} = 0x06
                                                    // Cursor moves right, no display shift
                                                    // Turn off display
    private const val LCD DISPLAY OFF = 0x08
    const val LCD DISPLAY ON = 0x0C
                                                    // Display ON, Cursor OFF, Blink OFF
    const val LCD DISPLAY ON CURSOR = 0x0E
                                                    // Display ON, Cursor ON, No Blink
    private const val LCD DISPLAY ON BLINK = 0x0F
                                                    // Display ON, Cursor ON, Blink ON
    private const val LCD FUNCTION SET = 0x28
                                                    // 4-bit mode, 2 lines, 5x8 font
    // Cursor Positioning Constants
    private const val LCD LINE 1 = 0x80
                                                    // First line
    private const val LCD LINE 2 = 0xC0
                                                    // Second line
    // Mode Sets Bits Constants
    private const val SET4BITS = 0x2
                                                    // Entry Mode Set 4 bits long
    private const val SET8BITS = 0x3
                                                    // Entry Mode Set 8 bits long
    private fun writeDATA(data: Int) {
        writeByte(true, data)
    private fun writeCMD(data: Int) {
        writeByte (false, data)
    // Writes a Byte command/data on LCD
    private fun writeByte(rs: Boolean, data: Int) {
```



```
// The 4 most significant bits
    val topdata = data shr 4
    // The 4 less significant bits
    val botdata = data and 0x0F
    writeNibble(rs, topdata)
                              // High
    writeNibble(rs, botdata)
}
// Writes a nibble command/data on LCD
private fun writeNibble(rs: Boolean, data: Int) {
    if (SERIAL INTERFACE) writeNibbleSerial(rs, data.shl(1))
    else writeNibbleParallel(rs, data.shl(1))
}
// Writes a nibble (4 bits) of command/data to the LCD in Parallel Mode
private fun writeNibbleParallel(rs: Boolean, data: Int) {
    // Set or clear the Register Select (RS) pin depending on whether sending data of
    if (rs) {
       HAL. setBits (REGISTER SELECTOR MASK)
                                                 // RS = 1 for data
    }
    else {
        HAL. clrBits (REGISTER SELECTOR MASK)
                                                 // RS = 0 for command
    // Set the Enable (E) pin to high to latch the data
    HAL.setBits(ENABLE MASK)
    // Send the 4-bit data by writing it to the data lines
    HAL. writeBits (DATA MASK, data)
    // Hold Enable high for a short period to ensure the data is latched
    Time. sleep (WAIT TIME)
    // Set the Enable (E) pin to low to complete the data transfer
    HAL. clrBits (ENABLE MASK)
     // Wait again before the next operation
    Time. sleep (WAIT TIME)
}
    // Writes a nibble (4 bits) of command/data to the LCD in Serial Mode
private fun writeNibbleSerial(rs: Boolean, data: Int) {
   TODO()
fun init() {
```



Keyboard Reader (Roulette Game)

Laboratório de Informática e Computadores 2024 / 2025 verão Autores: Alexandre Silva / Daniel Pereira / Duarte Rodrigues

```
// Initiate LCD with 8-bit mode before switching to 4-bit mode
        Time.sleep (WAIT FIRST TIME)
                                                       // Longer wait time for power-on
        writeNibble (false, SET8BITS)
        Time. sleep (WAIT TIME)
        writeNibble (false, SET8BITS)
        Time. sleep (WAIT TIME)
        writeNibble (false, SET8BITS)
        // Now switch to 4-bit mode
        writeNibble (false, SET4BITS)
        // Configure LCD settings using named constants
                                                       // 4-bit mode, 2-line, 5x8 font
        writeCMD(LCD FUNCTION SET)
        writeCMD (LCD DISPLAY OFF)
                                                       // Display OFF
                                                       // Clear display
        writeCMD(LCD CLEAR)
        Time.sleep (WAIT_TIME)
                                                       // Extra delay needed for clearing
        writeCMD (LCD ENTRY MODE)
                                                       // Cursor moves right
                                                       // Display ON, Cursor ON, Blink ON
        writeCMD(LCD DISPLAY ON BLINK)
        Time. sleep (WAIT TIME)
                                                       // Short delay for stability
    }
    fun write(c: Char) {
        if (c != NONE VALUE.toChar()) writeDATA(c.code)
//.code \Rightarrow .toInt()
    fun write (text: String) {
        for (c in text) {
            write(c)
        }
    }
    fun cursor(line: Int, column: Int) {
        val address = when (line) {
            0 \rightarrow LCD LINE 1 + column
                                                       // First line
            1 -> LCD LINE 2 + column
                                                       // Second line
                                                       // Default to first line if invalid
            else -> LCD LINE 1
        writeCMD(address)
    }
    fun clear() {
        writeCMD (LCD CLEAR)
        Time. sleep (WAIT TIME)
    }
}
fun main() {
    HAL. init()
```



```
LCD.init()
     while (true) {
    LCD. write (KBD. waitKey (500))
}
```



C.5 roulette software/src/main/kotlin/com/github/iselgt/roulette/TUI.kt

```
package com.github.iselgt.roulette
import isel.leic.utils.Time
import java.util.concurrent.TimeUnit
const\ val\ WAIT\_TIME = 2L
const val WAIT KEY = 200L
object TUI {
    fun init() {
        KBD. init()
        LCD. init()
    fun writeMessage(msg: String){
        LCD. clear ()
        LCD. write (msg)
}
fun main() {
                                            // Initialize the TUI (Text User Interface) sy
    TUI. init()
    TUI. writeMessage("Hello World:)")
    Time.sleep(TimeUnit.SECONDS.toMillis(WAIT TIME))// Pause the program for WAIT TIME s
    LCD. clear()
    TUI. writeMessage ("Grupo 11 Display")
    Time.sleep(TimeUnit.SECONDS.toMillis(WAIT TIME))
    LCD. clear ()
    TUI.writeMessage("Use '*' to Clear")
    var isCleared = false // Create a var that give us the information if the display was
    while (true) {
        val key = KBD. waitKey(WAIT KEY)
                              // Chose the '*' char to be a shortcut for clearing the dis
        if (key = '*') {
            LCD. clear ()
            is Cleared \, = \, true
        }
        else {
                    // Write the key after clearing and reset the flag
            if (isCleared) {
                LCD. write (key)
                isCleared = false
                                     // Reset the flag after writing the first key
            }
            else {
                LCD. write (key)
        }
```





D Kotlin_Tests



D.1 roulette software/src/test/kotlin/HALTest.kt



${\bf D.2 \quad roulette \quad software/src/test/kotlin/KBDTest.kt}$



$D.3 \quad roulette \quad software/src/test/kotlin/LCDTest.kt$

```
package com.github.iselgt.roulette
import kotlin.test.Test

class LCDTest {
     @Test
     fun lcdTest(){
          LCD.init()
          while (true){
                val Key = KBD.waitKey(200)
                LCD.write(Key)
                if (Key =='**') {
                      break
                }
           }
      }
}
```



E Pinos

	tatı	From	To	Assignment Name	Value	Enabled	Entity	Comment	Tag
1	•		<u></u> Lin[0]	Location	PIN_W5	Yes			
2	~		<u></u> Lin[1]	Location	PIN_AA14	Yes			
3	~		Lin[2]	Location	PIN_W12	Yes			
4	~		<u></u> Lin[3]	Location	PIN_AB12	Yes			
5	~		Section Colss Columnia Columni	Location	PIN_AB11	Yes			
6	~		Section Colss Cols Cols	Location	PIN_AB10	Yes			
7	~		Scolss[2]	Location	PIN_AA9	Yes			
8	~		Section Colss[3]	Location	PIN_AA8	Yes			
9	~		Kout[0]	Location	PIN_A8	Yes			
10	~		SKout[1]	Location	PIN_A9	Yes			
11	~		Kout[2]	Location	PIN_A10	Yes			
12	~		SKout[3]	Location	PIN_B10	Yes			
13	~		- Reset	Location	PIN_F15	Yes			
14	~		L CLK	Location	PIN_P11	Yes			
15	~		LCD_RS ■ LCD_RS	Location	PIN_W8	Yes			
16	~		LCD_EN	Location	PIN_V5	Yes			
17	~		≝ LCD[4]	Location	PIN_W11	Yes			
18	•		≌ LCD[5]	Location	PIN_AA10	Yes			
19	~		≌ LCD[6]	Location	PIN_Y8	Yes			
20	~		≝ LCD[7]	Location	PIN_Y7	Yes			

Figura 6: Atribuição dos pinos do roulette