
CS202 Computer Organization

Spring 2020

Midterm Examination

Date: April 28, 2020 Student ID:				Time: 16:00 – 18:0				- 18:00
			Name:					
1. (30 p	points) Simple	e Choice. Pleas	e select o	ne best	answer from	ABC and D.		
1)	In the follow	ing items,	can	reduce	the program e	execution time.		
	i) Increase tl	ne clock rate	ii) improv	e the da	atapath iii)	optimize the co	mpile	r
	A. only i and	d ii B. only	i and iii	C. or	nly ii and iii	D. i, ii and iii		
2) Computer M1 and M2 has the same ISA, their clock rate respectively. The CPI of running a program P on M1 and M2 then, the ratio of the execution time of running P on M1 and M2						nd M2 is 1 and 2	2 resp	
	A. 0.4	B. 0.625	C. 1.6	5	D. 2.5			
3)	2's complen		r2=0xF2	r3=0x	F8, r4=0x90.	n an 8-bit registe If the result is a		
	A. r1 x r2	B. r2 x r3	C. r1 x	x r4	D. r2 x r4			
4)	•	two float numb (f2)=0xCC900			-	1 and f2 respection	vely, (f1) = 0x
	A. x <y, sign<="" td=""><td>n(x) = sign(y)</td><td>B.</td><td>x<y, si<="" td=""><td>gn(x)≠sign(y)</td><td></td><td></td><td></td></y,></td></y,>	n(x) = sign(y)	B.	x <y, si<="" td=""><td>gn(x)≠sign(y)</td><td></td><td></td><td></td></y,>	gn(x)≠sign(y)			
	C. x>y, sign	(x)=sign(y)	D	. x>y, s	ign(x) ≠sign(y	y)		
5)	EXE, each sassume that	stage cost ∆t e	xecution to are cons	ime. If	the CPU em	divided into three ploy 4-multiple vithout any stalls	issue 1	pipeline,
	A. 3Δt	B. 5∆t	C. 7Δt	D. 8Δ	t			
6)	100 instruct		cutively ex	xecuted	in the pipeli	each stage cost on ne without any structions.		•
	A. 0.25*10 ⁹	instructions/sec	cond	В	. 0.97*10 ⁹ ins	structions/second		
	C. 1.0*10 ⁹ in	structions/seco	nd	D	. 1.03*10 ⁹ ins	tructions/second		
7)	What can be	stored in the r	egister mo	dule of	CPU?			
	A. Only dat	a and address	ean be stor	ed in it	•			

- B. Only data can be stored in it, address can not be stored in it.
- C. Neither data nor address can be stored in it.
- D. Data, address and instructions can all be stored in it.



- 8) Which of the following statement is not correct?
 - A. RegWrite is 1 in lw
- B. ALUSrc is 1 in addi
- C. MemtoReg is 1 in add
- D. MemWrite is 1 in sw
- 9) Sign extension is not needed in instruction.
 - D. sll
- B. addi
- C. bne
- D. lw
- 10) To exploit instruction-level parallelism, which of the following approaches are not hardware-based approach?
 - A. superscalar B. very long instruction word C. dynamic multiple issue D. reorder buffer
- 2. (10 points). You are designing an embedded processor. Based on an analysis of the software that it will run, you find the following mix of instructions, which have the specified execution time in your current design:


Instructions	Percentage	Time		
load	12%	4 cycles		
store	10%	8 cycles		
branch	18%	3 cycles		
add	60%	1 cycle		

1) (2 points) What is the CPI of your processor on this mix of instructions?

- 2) (2 points) If the clock rate of your processor is 40MHz, and the total number of instructions of the software is 5000. Calculate the execution time for the software to run in your processor.
- 3) (2 points) Based on your design analysis, you figure out that you can halve the cycle latency of any single category of instruction, although you will need to increase the cycle time by 10%. Should you make this change, and if so, what category of instruction should you speed up?
- 4) (2 points) What is the CPI of your new design?
- 5) (2 points) What is the speedup of your revised design over the original one?
- 3. (8 points) At the end of executing the following MIPS instruction sequence, specify the contents of the following registers

```
addi $s0, $zero, 6
addi $v0, $zero, -3
add $s1, $s0, $v0
beq $s1, $v0, Skip
srl $s2, $s1, 1
Skip:
or $v0, $v0, $s2
Answer:
Register $s0 =
Register $v0 =
Register $s1 =
Register $s2 =
```


4. (a) (8 points) Calculate the product of 6 × 5 using the hardware described below, with the multiplicand equals to 6. Both multiplicand and multiplier are unsigned 4-bit integers. Please show the contents of each register on each step and the final result.



Answer:

Iteration	Multiplicand	Product
0		
1		

- (b) (9 points) Consider a 16-bit floating-point number format as follows, the left most bit is still the sign bit, the exponent is 5 bits wide and has a bias of 16 (the real exponent equals to the number stored in exponent part minus 16), and the fraction part is 10 bits long. A hidden 1 in the fraction part is assumed. Write down the bit pattern to represent -0.84375 in decimal. Calculate the range and relative precision of this 16-bit floating point format, assuming the all-one bit stream and all-zero bit stream in the exponent domain are reserved.
- (c) (7 points) In the following adder for floating points, assume the left floating-point number is 2.625, the right floating-point number is -0.125. 1) write down the control input for mux1, mux2 and mux3. Please show the calculation procedure explaining how you get the results. 2) In the normalize stage, should the operation in the module "Increment or decrement" be increment or decrement? Should the operation in the module "shift left or right" be left or right? Why?



5. For the C code: "for (int i=0; i<N; i++) result = result + data[i]", assume that the values of result, i, and N are in registers \$s0, \$s1 and \$s6 respectively. Also, assume that register \$s3 holds the base address of the array data. The code is stored in the instruction memory started from address 0x08048100. The compiled MIPS code is as follows:

Instruction	Address	MIPS code	Addressing mode
1	0x08048100	loop: sll \$s4, \$s1, 2	
2	0x08048104	add \$s4, \$s4, \$s3	
3	0x08048108	lw \$s5, 0(s4)	
4	0x0804810C	add \$s0, \$s0, \$s5	
5	0x08048110	addi \$s1, \$s1, 1	
6	0x08048114	bne \$s1, s6, loop	

Answer the following questions, show the steps if necessary.

- 1) (6 points) Please give the addressing mode for each instruction.
- 2) (6 points) Please give the 32-bit machine code for instruction 5 "addi \$s1, \$s1,1" and instruction 6 "bne \$s1, s6, loop".
- 3) (2 points) How many bits does each element of the array data[i] occupies in the memory?

- 4) (6 points) Assume that the CPU works in a 5-stage pipeline IF-ID-EXE-MEM-WB without forwarding, which instructions will be stalled because of data hazards? Which instructions will be stalled because of control hazards?
- 5) (6 points) If forwarding is implemented in the hardware, the stalls before which instructions can be eliminated? The stalls before which instructions can be reduced? Can you use instruction reordering to further reduce the stalls? How?
- 6) (2 points) To reduce the stalls caused by control hazards, what method can be used?

Appendix:



