


Introduction to VLSI Circuits and Systems 積體電路概論

Chapter 12 Arithmetic Circuits in CMOS VLSI




賴秉樑


Dept. of Electronic Engineering
National Chin-Yi University of Technology
Fall 2007

- □ Bit Adder Circuits
- □ Ripple-Carry Adders
- Carry Look-Ahead Adders
- Other High-Speed Adders
- Multipliers

Half-Adder Circuits

Consider two binary digit x and y, and the binary sum is denoted by x + y such that





X	у	s	c
0	0	0	0
O	1	1	0
1	0	1	0
1	1	0	1

Figure 12.1 Half-adder symbol and operation

 \square A half-adder has 2 inputs (x and y) and 2 outputs (the sum s and the carry-out c)

$$s = x \oplus y$$

$$c = x \cdot y$$
(12.2)




Figure 12.2 Half-adder logic diagram

Full-Adder Circuits

 \Box Adding *n*-bit binary words

$$\begin{array}{ccc}
 & a_3 a_2 a_1 a_0 \\
 & + & b_3 b_2 b_1 b_0 \\
\hline
 & c_4 & s_3 s_2 s_1 s_0
\end{array}$$
(12.3)

In the standard carry algorithm, each of the i-th columns (i = 0, 1, 2, 3) operates according to the full-adder equation

$$\begin{array}{c}
c_i \\
a_i \\
+ b_i \\
\hline
c_{i+1} s_i
\end{array}$$
(12.4)

Expressions for the network are


$$s_{i} = a_{i} \oplus b_{i} \oplus c_{i}$$

$$c_{i+1} = a_{i} \cdot b_{i} + c_{i} \cdot (a_{i} \oplus b_{i})$$

$$(12.5)$$

or


$$c_{i+1} = a_i b_i + c_i \cdot (a_i + b_i)$$
 (12.6)



(a) NAND2 logic

(b) NOR-based network

Figure 12.3 Alternate half-adder logic networks



a_i	b_i	c_i	si	c_{i+1}
0	0	0	0	0
0	1	0	1	0
1	O	0	1	0
1	1	O	0	1
0	O	1	1	O
0	1	1	0	1
1	O	1	0	1
1	1	1	1	1

Figure 12.4 Full-adder symbol and function table

Complementary Pass-transistor Logic

Dual-rail complementary pass-transistor logic (CPL)

$$a_i \oplus b_i \text{ and } \overline{a_i \oplus b_i}$$
 (12.7)


$$s_n = \overline{(a_i \oplus b_i)} \cdot c_i + (a_i \oplus b_i) \cdot \overline{c_i}$$
 (12.8)


$$\overline{a_i} \cdot b_i + \overline{b_i} \cdot \overline{c_i} \tag{12.9}$$

$$\overline{b_i} \cdot c_i + a_i \cdot b_i \tag{12.10}$$

$$\overline{a_i} \cdot \overline{b_i} + b_i \cdot \overline{c_i} \tag{12.11}$$


$$b_i \cdot c_i + a_i \cdot \overline{b_i} \tag{12.12}$$





(a) 2-input array

(b) Sum circuit



(c) Carry circuit

Figure 12.5 CPL full-adder design

Full-Adder Circuits (1/2)




Figure 12.6 Full-adder logic networks






Figure 12.7 AOI full-adder logic



(a) Standard nFET logic



(b) Mirror circuit

Figure 12.8 Evolution of carry-out circuit

Full-Adder Circuits (2/2)




Figure 12.9 Mirror AOI CMOS full-adder




Figure 12.10 Transmission-gate full-adder circuit

- □ Bit Adder Circuits
- □ Ripple-Carry Adders
- Carry Look-Ahead Adders
- Other High-Speed Adders
- Multipliers

Ripple-Carry Adders




Figure 12.11 An n-bit adder




Figure 12.12 A 4-bit ripple-carry adder




Figure 12.13 Worst-case delay through the 4-bit ripple adder





Figure 12.14 4-ibt adder-subtractor circuit

- □ Bit Adder Circuits
- □ Ripple-Carry Adders
- Carry Look-Ahead Adders
- Other High-Speed Adders
- Multipliers


Carry Look-Ahead Adders (1/3)



	g_i	p_i
	$a_i \cdot b_i$	$a_i \oplus b_i$
$a_i = b_i = 0$	0	0
$a_i = b_i = 0$ $a_i = b_i = 1$	1	0
$a_i \neq b_i$	0	1

 $c_{i+1} = a_i \cdot b_i + c_i \cdot (a_i \oplus b_i)$

Figure 12.15 Basis of the carry look-ahead algorithm






Figure 12.16 Logic network for 4-bit CLA carry bits

Figure 12.17 Sum calculation using the CLA network

Carry Look-Ahead Adders (2/3)






Figure 12.18 nFET logic arrays for the CLA terms

Figure 12.19 Possible uses of the nFET logic arrays in Figure 12.18

Carry Look-Ahead Adders (3/3)



(a) Series-parallel circuit



(b) Mirror equivalent

Figure 12.20 Static CLA mirror circuit




Figure 12.21 Static mirror circuit for C₂

Manchester Carry Chains

a_i	b_i	p_i	g_{i}	k_i
0 0 1	0 1 0	0 1 1	0 0 0	1 0 0
1	1	0	1	0

Figure 12.23 Propagate, generate, and carry-kill values




Figure 12.24 Switching network for the carry-out equation




Figure 12.25 Manchester circuit styles




Figure 12.26 Dynamic Manchester carry chain

Extension to Wide Adders (1/2)




Figure 12.27 An n-bit adder network




Figure 12.28 4-bit lookahead carry generator signals




Figure 12.29 Block lookahead generator logic

Extension to Wide Adders (2/2)






Figure 12.30 Multilevel CLA block scheme for a 16-bit adder

- □ Bit Adder Circuits
- □ Ripple-Carry Adders
- Carry Look-Ahead Adders
- □ Other High-Speed Adders
- Multipliers

Carry-Skip Circuits



(a) Carry-skip logic



(b) Generalization

Figure 12.32 Carry-skip circuitry




Figure 12.33 A 16-bit adder using carry-skip circuits




Figure 12.34 A 2-level carry-skip adder

Carry-Select Adders




Figure 12.35 8-bit carry-select adder

Carry-Save Adders




Figure 12.36 Basic of a carry-save adder




Figure 12.37 Creation of an n-bit carry-save adder

- □ Bit Adder Circuits
- □ Ripple-Carry Adders
- Carry Look-Ahead Adders
- Other High-Speed Adders
- Multipliers

Multipliers (1/2)




Figure 12.38 A 7-to-2 reduction using carry-save adders




Figure 12.39 Bit-level multiplier

Figure 12.40 Multiplication of two 4-bit words




Figure 12.41 Shift register for multiplication or division by a factor of 2

Multipliers (2/2)

Figure 12.42 Alternate view of multiplication process




Figure 12.43 Using a product register for multiplication




Figure 12.44 Shift-right multiplication sequence




Figure 12.45 Register-based multiplier network

Array Multipliers




Figure 12.46 An array multiplier




Figure 12.47 Modularized view of the multiplication sequence




Figure 12.48 Details for a 4 X 4 array multiplier

Other Multipliers




Figure 12.49 Clocked input registers

b_{2k+1}	b_{2k}	b _{2k-1}	E_k	Effect on sum
0 0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0	0 + 1 + 1 + 2 - 2 - 1 - 1	add 0 add A add A shift A left, add take two's (A), shift left, add add two's (A) add two's (A) add to 0

Figure 12.51 Summary of Booth encoded digit operations




Figure 12.50 Initial cell placement for the array