
I. Emplain D.C. characteristics and derive mid point voltage. The cmos inverter gives the basis for calculating the electrical characteristics of logic gates. The input voltage Vin determines the conduction states of the two FETs Mnand Mp. This produces the output voltage Vout of the gate. Two types of calculations are needed to characterize a digital logic circuit. A DC analysis determines vout for a given value of Vin. In this type of calculation, it is assumed that Vin is changed very slowly, and that vout is allowed to stabilize before a measurement is made. A DC analysis provides a direct mapping of the input to the output; which in turns tells the voltage ranges that define Boolean logic 0 and logic 1 values.





The cmos inverter circuit.

The second type of characterization is called a transient analysis. The input voltage is an explicit function of time. Vin(t) corresponding to a changing logic value. The nesponse of the circuit is contained in Vout (t). The delay between a change in the input and the corresponding change at the output is the fundamental limiting factor for high-speed design.

The DC characteristics of the inverter are potrayed in the voltage transfer characteristic (vTC), which is a plot of vout as a function of Vin. This is obtained

by varying the input voltage vin in the stange from OV to VDD and finding the output voltage Vout. The point values are easily found. If Vin is equal to OV as in figure, Mn is off while Mp is on. Since PFFT is on, it connects the output voltage to the power supply and gives vout: VDD. This defines the output high voltage of the circuit as





i.e., the highest output voltage is the value of the power supply VDD. The opposite case with vin = VDD is illustrated in figure. This turns on Mn while Mp is in cut off. The output node is then connected to OV (gro-und) through nFET, defining the output low voltage.

VOL = OV.

The logic swing at the output is

V_= VOH - VOL

= VDD.

Since this is equal to the full value of the power supply, this is called a full-rail output.

The VTC for the circuit is obtained by starting with

an input voltage, of vin=ov and then increasing it up to a value of vin=vpD. This results in the plot. The

details can be understood by writing the device voltages in terms of input and output voltages.

Vasa = vin

Vasap = Vop-Vin.

My is in cut off so long as vine vin.

Since the output voltage is high with a value Vout:

Voo any input voltage is in the range tabeled as

Voo any input voltage is in the range o input:


"O" can be interpreted as a logic o input:

Mp goes into cutoff when.

vin = VDO-14TP).

For Vin greater than this value, voit = or since only the nfet is active. This shows that there is a range of input voltages that act as logic 1 input values as indicated by the "I" on the VTC.

The logic o and I voltage ranges are defined by the changing slope of Vic.



VIH & Win & VDD.


The voltage noise margins are

VNMH = VOH - VH

VNML = VIL - VOL.

for high and low states, respectively. The noise margins give a quantitative measure of how stable. the gives are with respect to coupled electronical netic signal inputs are with respect to coupled electronical netic signal interference.

To calculate midpoint voltage vin = vout=vm is set.
Equating the drain currents of the PETS gives



Inverter voltages for Vm calculation.

but we need to find operating region (saturation or non-saturation) of each FET before we can use the expression.

Vsat = Vasn-Vtn

= VM-Tto


where Vin=qsn=VM in second line. The drain-source voltage is vosn=Vout=VM. Since VIN is a positive number.

Vpsn > Vsat = Vm - VTn

Dividing by Bp and taking the square root gives.


(B) (VM-VAN) = VDD-VM-|VAP|

VLSI Assignment M- Jyothsna 160115737014 1 write a short note on the following: 17-1 4/4 Floor planning and Routing Floor planning is the starting step of the physical design in the VLSI design flow. In this step, it is planned to accomodate all the design components and their interconnects within a minimum area. Sliceable floorplan: A sliceable floorplan is defined as either a single module, or a floor plan that can be partitioned into modules using a vertical or horizontal line that tolavoises a contiguous group of modules. Inital 4 floorplan and original floorplant ist division Bliceable floorplan example and division A vertical cut line may be used to obtain the first division. The second division into the groups portrayed Is obtained using two horizontal cut lines. This process may be continued until only seperate modules remain Hierachially defined Floorplan: In this the divisions can be described using the tree structure drawn below. The numbers denote the connected module groups, and the string process can be seen by the division devel





b) crosstalk and clock skew


Conossitalk: whenever an interconnect line is placed in close poroximity to any other interconnect line, the conductors one coupled by a parasitic capacitance. Pulsing a voltage on one of the lines induces a stray signal on all lines that are coupled to it. This phenomenon is called cross talk. clock skew is where the timing of a clock is out of phase with the system superence. It can originate from different sources, and limits the clock frequency. In a synchronous system, this is equivalent to limiting the data flow state and the overall speed.



Grate level testing: Fault models are used to characterize failures in logic gracters coreating different fault circuits allows one to find a set of lest vectors that can be applied to the circuit.








6) stuck at ofault

The normal susponse of the NAND gate is shown as F. In fig a), the response of the sai fault is denoted by Fsal. Since MpA never Conducts, the output of the gate cannot be pulled to a logic 1 Function tables for with an input of (AB) = (0,1). This the NANDE gate

	-	-	THE REAL PROPERTY.	
A	B	F	Fsal	₹sa0
0	0	1	1	1
0	1	1	0	1
1	0	-	1	1
11	1	0	0	1

vector can be used to test for this problem since it should produce a logic 1 output. The sao fault in Fig 5) causes the output to behave as summarized in the Fsao column. In this case, MpB is always on so that output is stuck at a 1. using an input vector of (A,B)=(L1) would find this fault.

-> IDDA Testing: IDDA testing is based on the assumption that an abnormal reading of the leakage current indicates a problem on the Chip. Topa testing is weally Performed at the beginning of the festing cycle. It a




Dilustrate all advanced high speed logic designs.

There are many advanced high speed logic designs.

Pseudo-nMos: The large area sequirements of complex cMos gates present a problem in high density designs, eince two complementary transistors, one nmos and one Pmos are needed for every input Pseudo nmos logic requires less transistors due to the fact that, only nfto logic block is nequired to create the logic.


Pull-up Load


Pull-up Load



Thi-State circuits: In normal logic circuits there are two states of the output, Low & HIGH. If the output is not in the low state it is definitely in other HIGH state.


Data of T





3) with necessary diagrams derive the three operations of SRAM and DRAM?

SRAM consists of datch, so the data is kept as long as power is twined on. No suggest operation is required in srams. One to the low cost and high density, DRAMS are most commonly used for main memory. SRAM is mainly used in cache memory.



four Transistor (4T) static RAM: the two stable operations points of the invertor pairs are used to stores one bit Piece information. When the word line (Rs) is not selected ie. When the Voltage level of line Rs is equal to logic to? the pass transistors M3 and M4 are turned off.


where $V_{DD} = SV$, $V_{TO} = IV$, $|\mathcal{G}_{F}| + V_{C} - \sqrt{2}|\mathcal{G}_{F}|$ where $V_{DD} = SV$, $V_{TO} = IV$, $|\mathcal{G}_{F}| = 0.6V$, $g = 0.4V \frac{1}{2}$ where $|V_{DD}| = SV$, $|V_{DD}| = 10.6V$, $|V_{DD}| = 3.5V$

write (1) operation: The voltage level of columns & is forced to Logic low by the data write circulary. The driver translator MI turns off.


Read (1) operation: The Voltage level of column cretains 1ts psecharge well while the voltage of column is is pulled down by M2 l M4. The data read circuity detects the small voltage difference (v, >vi) and amplifies it as a logic 1' data output.

unity-hair line 3 Design parameters: 4 thenv2 1' cell stability SHM 2. speed 3. Layout usea priving input Dynamic RAMS: All DRAM Cells sequires a period siepreshing of the stoned data, so unwanted modifications due to leakage are prevented begone they occur the capacitor is used as posimary storage device o so the DRAM cell can be sealized in a much smaller area Compared to the typical SRAM cell' one-Transistor (IT) bynamic RAM! - Vpower write and hold operations in a DRAM cell -Nr=1 Represh operation! until the availability of applied power, memory units must be exable of storing the data. This operation is

ef the charge deakage problem Read Data Bits Restone values Read operation chasalteristich



3. carry-save Adders: carry-save addens are based on the idea that a full adder really has three inputs and produces two outputs. where we usually associate the third input with a corry-in, it could equalty well be used as a siegular value we can build an n-bit carry save adder by ruing a seperate adders. The name carry -save assues from the fact that we save the carry out word instead of using it immediately to calculate a final sum.



execution of an n-bit carry save adden


d) fast Adders

7

Carry-skip adder: It is designed to speed up a wide adder by aiding the propagation of a carry bit around a position of the entire adder. The carry-in bit is designed as e; and the adder itself produces a carry-out bit of Ci+4. The carry skip concerts of two logic gates. The AND gate accept the carry-in bit and compales it to the group propagate signal turing the individe

P[i, i+3] = Pi+3 · Pi+2 · Pi+1 · Pi

Dred with City to produce a stage output of carry = city + P [iiit3].



cary-exep Logic

2. Carry-Select Adder: causy-select adders use multiple narrow adders to create fast wide adders. Consider the addition of two n-bit numbers with a=a_n-1...90 and b=b_n-1...bo. At the bit level, the adder delay increases from the least significant oth position upward, with the (n-1)th lequiring the most complex logic. A carry select adder breaks the addition problem into smaller groups. These are only two possibilities for the carry bit:

ch/2=0 or c/12=1

A carry select adder provides two seperate adders for the upper words, one for each possibility.