VnitI

Overview of VLSI, Moore's Law - 1, 10

Electrical conduction in silicon-

" Characteristics of MosfET's Threshold voltage - (9) & Check

n-FET current voltage egn- 199

Square law & linear model of a FET - 202,212

MOS capacitances - 215 (Gate source & Gate drain)

juneting capacitances -217

FET RC Model - 212

Modellings of small Mosfets-Scaling theory - 229

Mosfets as switches - de la suite de la su

Thre pass chalacteristics - 26

logic gates ving cMos-28

Bubble pushing - 50

XOR GXNOR-53

AOI, OAI-ST

Transmission gates 55.

2-1 Mux - 57 - 4 Municipal Color person

XUR, XNOR, OR-59.

Assignment - In

UNIT-II Physical Structure of CMOSTE Te dayers - 6-7 dryers used to create MOS FET - 77 Top & side view of MOSFET 77 CMOS layers - 93 Silican pattering or layers of seis & paeallel Concet PETS-97,98 Layouts of NOT gate - 99. Tg gate, non-inverting buffer, NAND2, NOR2 Complex logic gate, 4 input AOI - 100, 101, 102, 103, 104,105 Stick diagram Representations - 107 Layouts of Basic Smeture - 150 to 163 datch-up prevention - 163 UNIT- III: Fablication of CMOS I Co CMOS process flow - 132 De sign rules - 140 Cell concepts - 167 logic gates as basic cells -Creation of cells using bonic gats

DC Characteristics of CMOS Invester - 237 Layouts - 243 Inverter Switchings characteristics - 244 (upto propagation to253 delay) Driving large capacitive loads - 303 Delay minimization by I.C-306 Unit-IV Pseudo n-Mos: 342 Trustate circuits - 344 Clocked CMOS - 346 charge leakage - 349 Dynamic CMOS dogic C's - 353 (precharge, Evaluate Charge shaving (353 to 356) Domine logic - 356 Dual-Rail dogic N/ws-360 CVSL - 361 CPL - 364

The SRAM- 483 6T SRAM - 484. (writing, resistor model, multiport) (upto 487) SRAM agrays - 488 Dynamic RAMS - 498 to 50R (upto refresh) ROM: NOR based (506 usingn mos (507 Floating gate Mos fet (508) Effects of charge storage - 510 E PROM - 511 Logic gate of PLA - 573,54. NOR based design - 515 gate arrays - 516- CMOS PLA-513 Unit-I VLSI Design blav. 372 Stryctued gate level Modeling - 373 Gali delays - 379. Switch level Modeling - 383 Behavioral & RTL - 392

Timing Controls - 395 B & Non Bassi - 395 Conditional Stm to -397 Data flow Modeling & RTL-399. Comparator & PE barael Shipter - 413 to 424 D Latch - 425. D FF - 431 Arithmetic Granits: half addw, full addw, AOI, Tg back - (443 to 450) Rca - 451 Cla-454. High Speed addles - 467 Multiplexers - 471 Intercornect Modelling - 525 life was to be and the said clocking-571 Testing of VCSI - 613