1 Exercise 4

x_1	x_2	x_3	x_4	f_1	f_2	f_3	f_4
0	0	0	0	0	0	0	0
0	0	0	1	1	1	1	1
0	0	1	0	1	1	1	0
0	0	1	1	1	1	0	1
0	1	0	0	1	1	0	0
0	1	0	1	1	0	1	1
0	1	1	0	1	0	1	0
0	1	1	1	1	0	0	1
1	0	0	0	1	0	0	0
1	0	0	1	0	1	1	1
1	0	1	0	0	1	1	0
1	0	1	1	0	1	0	1
1	1	0	0	0	1	0	0
1	1	0	1	0	0	1	1
1	1	1	0	0	0	1	0
1	1	1	1	0	0	0	1

Figure 1: Two's Complement truth table for 4 bits

If we write every signle input bit according to the minterms, we have left the following equations:

$$f_1(m_i) = m_1 + m_2 + m_3 + m_4 + m_5 + m_6 + m_7 + m_8$$

$$f_2(m_i) = m_1 + m_2 + m_3 + m_4 + m_9 + m_{10} + m_{11} + m_{12}$$

$$f_3(m_i) = m_1 + m_2 + m_5 + m_6 + m_9 + m_{10} + m_{13} + m_{14}$$

$$f_4(m_i) = m_1 + m_3 + m_5 + m_7 + m_9 + m_{11} + m_{13} + m_{15}$$

Replacing the values of each minterm, we have got the following:

$$f_{1}(x_{1}; x_{2}; x_{3}; x_{4}) = \bar{x}_{1}\bar{x}_{2}\bar{x}_{3}x_{4} + \bar{x}_{1}\bar{x}_{2}x_{3}\bar{x}_{4} + \bar{x}_{1}\bar{x}_{2}x_{3}x_{4} + \bar{x}_{1}x_{2}\bar{x}_{3}\bar{x}_{4} + \bar{x}_{1}x_{2}\bar{x}_{3}\bar{x}_{4} + \bar{x}_{1}x_{2}x_{3}\bar{x}_{4} + \bar{x}_{1}x_{2}x_{3}\bar{x}_{4} + \bar{x}_{1}x_{2}x_{3}\bar{x}_{4} + \bar{x}_{1}\bar{x}_{2}x_{3}\bar{x}_{4} + \bar{x}_{1}\bar{x}_{2}\bar{x}_{3}\bar{x}_{4} + \bar{x}_{$$

So, by simplification methods and properties, we can achieve this four formulas to describe each output bit according to the input bits:

$$f_1(x_1; x_2; x_3; x_4) = x_1 \bar{x_2} \bar{x_3} \bar{x_4} + \bar{x_1} (x_2 + x_3 + x_4)$$

$$f_2(x_1; x_2; x_3; x_4) = x_2 \bar{x_3} \bar{x_4} + \bar{x_2} (x_3 + x_4)$$

$$f_3(x_1; x_2; x_3; x_4) = x_3 \bar{x_4} + \bar{x_3} x_4$$

$$f_4(x_1; x_2; x_3; x_4) = x_4$$

By trying to express those formulas in logic gates graphs, we got the following:




Figure 2: 1st Bit's logic gates graph




Figure 3: 2nd Bit's logic gates graph




Figure 4: 3th Bit's logic gates graph



Figure 5: 4th Bit's logic gates graph

Finally, this logic was implemented on verilog as follows:

Figure 6: Verilog implementation

and, by testing the code with test.v, we have got the following output, confirming that the code was executed correctly.

```
.an@Linux-Vaio:~/Desktop/Electro III/GIT TPS/tp1-team-2/E4TP1/code/src$ vvp a.out
Input values are: 0 0 0 0
Outs have changed! New values are: 0 0 0 0
Input values are: 0 0 0 1
Outs have changed! New values are: 1 1 1 1
Input values are: 0 0 1 0
Outs have changed! New values are: 1 1 1 0
Input values are: 0 0 1 1
Outs have changed! New values are: 1 1 0 1
Input values are: 0 1 0 0
Outs have changed! New values are: 1 1 0 0
Input values are: 0 1 0 1
Outs have changed! New values are: 1 0 1 1
Input values are: 1 0 0 1
Outs have changed! New values are: 0 1 1 1
Input values are: 1 0 1 0
Outs have changed! New values are: 0 1 1 0
Input values are: 1 0 1 1
Outs have changed! New values are: 0 1 0 1
Outs have changed! New values are: 0 1 0 1
Input values are: 1 1 0 0
Input values are: 1 1 0 1
Outs have changed! New values are: 0 1 0 0
Input values are: 1 1 0 1
Input values are: 1 1 1 0
Outs have changed! New values are: 0 0 1 0
Input values are: 1 1 1 1
Outs have changed! New values are: 0 0 0 1
 ian@Linux-Vaio:~/Desktop/Electro III/GIT TPS/tp1-team-2/E4TP1/code/src$
```

Figure 7: Terminal's output