

---

## Assignment $N^{\circ}1$

---

Electrónica 3 - 2018

Group 2

September 2, 2018

# 1 EXERCISE 1: RESOLUTION AND RANGE OF A FIXED-POINT BINARY REPRESENTATION

## 1.1 WHAT IS THE FIXED-POINT BINARY REPRESENTATION

A fixed-point number has an integer part and a fractional part separated by a decimal point with a fixed position, as shown below:

$$(IntegerPart).(FractionalPart)$$

The integer part is formed by  $n$  bits and the fractional part is formed by  $m$  bits.

$$(bit\#1 \ bit\#2 \ \dots \ bit\#n).(bit\#1 \ bit\#2 \ \dots \ bit\#m)$$

## 1.2 WHAT IS RESOLUTION AND RANGE

### 1.2.1 RESOLUTION

The resolution of a number using the fixed point representation is the smallest unit that can be handled with it. Given a fixed-point number with  $m$  fractional bits, the resolution is  $2^{-m}$ .

### 1.2.2 RANGE

The range is the difference between the biggest value that can be obtained with the fixed-point representation of a number with  $n$  bits in the integer part and with  $m$  bits in the fractional part, and the smallest number that can be represented.

## 1.3 MAKING USE OF THIS PROGRAM

### 1.3.1 INPUT

Three arguments must be entered through Command Line, separated by one space:

1. 1 (indicating that the numeric representation of the binary number is signed) or 0 (indicating that the representation is unsigned).
2.  $n$ : A positive integer (indicating the number of bits that correspond to the integer part of the number, which appears before the decimal point).
3.  $m$ : A positive integer (indicating the number of bits that correspond to the fractional part of the number, which appears after the decimal point).

For example: "0 1 1".

### 1.3.2 OUTPUT

The result of this program is the resolution and range of the number that has  $n$  digits in the integer part and  $m$  digits in the fractional part.

```
Signed interpretation:
Resolution: 0.5
Range: 1.5
```

Figure 1.1: Output corresponding to the example input "0 1 1".

#### 1.4 TESTING THE PROGRAM

## 2 EXERCISE 2: SIMPLIFICATION OF A MAXTERM EXPRESSION AND ITS CORRESPONDING LOGICAL CIRCUIT

Having the function in maxterms

$$f_1(A, B, C, D) = \prod (M_0, M_1, M_5, M_7, M_8, M_{10}, M_{14}, M_{15})$$

equivalent to

$$f_2(A, B, C, D) = \sum (m_2, m_3, m_4, m_6, m_9, m_{11}, m_{12}, m_{13})$$

using minterms, can be simplified by different ways and represented using logic gates.

### 2.1 SIMPLIFY: BOOLEAN ALGEBRA

Using the Boolean algebra properties

$$(A + B) \cdot (A + \overline{B}) = A \quad (1)$$

or

$$(AB) + (\overline{A}\overline{B}) = A \quad (2)$$

the function could be simplified using (1):

$$\begin{aligned} f_1(A, B, C, D) &= (A + B + C + D) \cdot (A + B + C + \overline{D}) \cdot (A + \overline{B} + C + \overline{D}) \cdot (A + \overline{B} + \overline{C} + \overline{D}) \cdot \\ &\quad (\overline{A} + B + C + D) \cdot (\overline{A} + B + \overline{C} + D) \cdot (\overline{A} + \overline{B} + \overline{C} + D) \cdot (\overline{A} + \overline{B} + \overline{C} + \overline{D}) \\ &= (A + B + C) \cdot (A + \overline{B} + \overline{D}) \cdot (\overline{A} + B + D) \cdot (\overline{A} + \overline{B} + \overline{C}) \end{aligned}$$

Which in minterms would be, using (2):

$$\begin{aligned} f_2(A, B, C, D) &= (\overline{A}\overline{B}\overline{C}\overline{D}) + (\overline{A}\overline{B}CD) + (\overline{A}B\overline{C}\overline{D}) + (\overline{A}BC\overline{D}) + \\ &\quad (\overline{A}\overline{B}\overline{C}D) + (\overline{A}\overline{B}CD) + (A\overline{B}\overline{C}\overline{D}) + (A\overline{B}\overline{C}D) \\ &= (\overline{A}\overline{B}D) + (\overline{A}B\overline{D}) + (\overline{A}\overline{B}C) + (A\overline{B}\overline{C}) \end{aligned}$$

### 2.2 SIMPLIFY: KARNAUGH MAP

Karnaugh map is an easier way to simplify logic expressions when the functions are too complex or too large to handle, because Karnaugh map gives a more representative view for a faster analysis for it to simplify.

If the simplification is done with minterms, the groups should be of 1, adding each group in case there is more than 1, and in each group the independent variables would be multiplied.

CD \ AB	00	01	11	10
	00	01	11	10
00	0	1	1	0
01	0	0	1	1
11	1	0	0	1
10	1	1	0	0

Now grouping the colour groups we get that the function in minterms would be:

$$\begin{aligned}
 f_2(A, B, C, D) = & (\overline{A}\overline{B}D) \text{ (Red)} \\
 & + (\overline{A}B\overline{D}) \text{ (Blue)} \\
 & + (\overline{A}\overline{B}C) \text{ (Orange)} \\
 & + (A\overline{B}\overline{C}) \text{ (Green)}
 \end{aligned}$$

The same method could be done with maxterms; grouping 0, multiplying groups in case there is more than 1, and in each group the independent variables would be added.

### 2.3 LOGIC CIRCUIT: AND, OR AND NOT

Using the logic gates AND, OR and NOT the simplify version of the function could be represented in the figure below:




Figure 2.1: Logic circuit using AND, OR and NOT gates

## 2.4 LOGIC CIRCUIT: NAND

All the gates could be equivalent to a combination of NAND or NOR gates. Therefore, the simplify function can be drawn as the next figure:




Figure 2.2: Logic circuit using NAND gates

## 3 EXERCISE 3: FOUR-ENTRY ENCODER AND DEMUX USING VERILOG

Implement the following modules in Verilog:

- 4 inputs ENCODER
- 4 outputs DEMUX

### 3.1 4-INPUT ENCODER

#### 3.1.1 DESCRIPTION

An encoder is an Application-Specific Integrated Circuit (ASIC) that converts information. In this case it receives a signal from a 4-bit input and returns the position of the Most Significant Bit that is currently on.

#### 3.1.2 CODE IMPLEMENTATION

The Code Implementation of both the Module and its testbench can be found in their respective directories.

#### 3.1.3 MODULE TESTS

Results of the Testbench:

Input	Output	Value
0001	00	0
0010	01	1
0100	10	2
1000	11	3
0011	01	1
0101	10	2
1001	11	3
0110	10	2
1010	11	3
1100	11	3

Table 1.1.3 ENCODER Testbench Results

### 3.1.4 CONCLUSIONS

The module is working as expected, where it is taking only the Most Significant Bit as the value to be encoded.

## 3.2 4-OUTPUT DEMUX

### 3.2.1 DESCRIPTION

A DEMUX is an ASIC which receives an input signal and a selector signal. The selector signal determines through which output port the input signal is sent.

### 3.2.2 CODE IMPLEMENTATION

The Code implementation for the DEMUX can be found in its corresponding folder.

### 3.2.3 MODULE TESTS

Input	Selector	Out_0	Out_1	Out_2	Out_3
1	0	1	0	0	0
1	1	0	1	0	0
1	2	0	0	1	0
1	3	0	0	0	1

Table 1.2.3 DEMUX Testbench Results

### 3.2.4 CONCLUSIONS

The module works as expected.

## 4 EXERCISE 4

If we write every single input bit according to the minterms, we have left the following equations:

$$f_1(m_i) = m_1 + m_2 + m_3 + m_4 + m_5 + m_6 + m_7 + m_8$$

$$f_2(m_i) = m_1 + m_2 + m_3 + m_4 + m_9 + m_{10} + m_{11} + m_{12}$$

$x_1$	$x_2$	$x_3$	$x_4$	$f_1$	$f_2$	$f_3$	$f_4$
0	0	0	0	0	0	0	0
0	0	0	1	1	1	1	1
0	0	1	0	1	1	1	0
0	0	1	1	1	1	0	1
0	1	0	0	1	1	0	0
0	1	0	1	1	0	1	1
0	1	1	0	1	0	1	0
0	1	1	1	1	0	0	1
1	0	0	0	1	0	0	0
1	0	0	1	0	1	1	1
1	0	1	0	0	1	1	0
1	0	1	1	0	1	0	1
1	1	0	0	0	1	0	0
1	1	0	1	0	0	1	1
1	1	1	0	0	0	1	0
1	1	1	1	0	0	0	1

Figure 4.1: Two's Complement truth table for 4 bits

$$f_3(m_i) = m_1 + m_2 + m_5 + m_6 + m_9 + m_{10} + m_{13} + m_{14}$$

$$f_4(m_i) = m_1 + m_3 + m_5 + m_7 + m_9 + m_{11} + m_{13} + m_{15}$$

Replacing the values of each minterm, we have got the following:

$$f_1(x_1; x_2; x_3; x_4) = \bar{x}_1 \bar{x}_2 \bar{x}_3 x_4 + \bar{x}_1 \bar{x}_2 x_3 \bar{x}_4 + \bar{x}_1 \bar{x}_2 x_3 x_4 + \bar{x}_1 x_2 \bar{x}_3 \bar{x}_4 + \bar{x}_1 x_2 \bar{x}_3 x_4 + \bar{x}_1 x_2 x_3 \bar{x}_4 + \bar{x}_1 x_2 x_3 x_4 + x_1 \bar{x}_2 \bar{x}_3 \bar{x}_4$$

$$f_2(x_1; x_2; x_3; x_4) = \bar{x}_1 \bar{x}_2 \bar{x}_3 x_4 + \bar{x}_1 \bar{x}_2 x_3 \bar{x}_4 + \bar{x}_1 \bar{x}_2 x_3 x_4 + \bar{x}_1 x_2 \bar{x}_3 \bar{x}_4 + x_1 \bar{x}_2 \bar{x}_3 \bar{x}_4 + x_1 \bar{x}_2 \bar{x}_3 x_4 + x_1 \bar{x}_2 x_3 \bar{x}_4 + x_1 \bar{x}_2 x_3 x_4 + x_1 x_2 \bar{x}_3 \bar{x}_4$$

$$f_3(x_1; x_2; x_3; x_4) = \bar{x}_1 \bar{x}_2 \bar{x}_3 x_4 + \bar{x}_1 \bar{x}_2 x_3 \bar{x}_4 + \bar{x}_1 x_2 \bar{x}_3 x_4 + \bar{x}_1 x_2 x_3 \bar{x}_4 + x_1 \bar{x}_2 \bar{x}_3 \bar{x}_4 + x_1 \bar{x}_2 x_3 \bar{x}_4 + x_1 x_2 \bar{x}_3 \bar{x}_4 + x_1 x_2 \bar{x}_3 x_4 + x_1 x_2 x_3 \bar{x}_4$$

$$f_4(x_1; x_2; x_3; x_4) = \bar{x}_1 \bar{x}_2 \bar{x}_3 x_4 + \bar{x}_1 \bar{x}_2 x_3 x_4 + \bar{x}_1 x_2 \bar{x}_3 x_4 + \bar{x}_1 x_2 x_3 x_4 + x_1 \bar{x}_2 \bar{x}_3 x_4 + x_1 \bar{x}_2 x_3 x_4 + x_1 x_2 \bar{x}_3 x_4 + x_1 x_2 x_3 x_4$$

So, by simplification methods and properties, we can achieve this four formulas to describe each output bit according to the input bits:

$$f_1(x_1; x_2; x_3; x_4) = x_1 \bar{x}_2 \bar{x}_3 \bar{x}_4 + \bar{x}_1 (x_2 + x_3 + x_4)$$

$$f_2(x_1; x_2; x_3; x_4) = x_2 \bar{x}_3 \bar{x}_4 + \bar{x}_2 (x_3 + x_4)$$

$$f_3(x_1; x_2; x_3; x_4) = x_3 \bar{x}_4 + \bar{x}_3 x_4$$

$$f_4(x_1; x_2; x_3; x_4) = x_4$$

By trying to express those formulas in logic gates graphs, we got the following:

Finally, this logic was implemented on verilog as follows:

and, by testing the code with test.v, we have got the following output, confirming that the code was executed correctly.




Figure 4.2: 1st Bit's logic gates graph




Figure 4.3: 2nd Bit's logic gates graph




Figure 4.4: 3rd Bit's logic gates graph




Figure 4.5: 4th Bit's logic gates graph



```

E4TP1.v
1  module twosComplement(x1,x2,x3,x4,f1,f2,f3,f4);
2      input x1, x2, x3, x4;
3      output f1, f2, f3, f4;
4      wire nx1,nx2,nx3,nx4;
5      not(nx1,x1);
6      not(nx2,x2);
7      not(nx3,x3);
8      not(nx4,x4);
9      //First Bit Logic
10     wire temp1, temp2, temp3;
11     and(temp1,x1,nx2,nx3,nx4);
12     or(temp2,x2,x3,x4);
13     and(temp3,temp2,nx1);
14     or(f1,temp1,temp3); //First Bit output
15
16     //Second Bit Logic
17     wire t1,t2,t3;
18     and(t1,x2,nx3,nx4);
19     or(t2,x3,x4);
20     and(t3,t2,nx2);
21     or(f2,t1,t3); //Second Bit Output
22
23     //Third Bit Logic
24     wire r1,r2;
25     and(r1,x3,nx4);
26     and(r2,r2,nx3,x4);
27     or(f3,r1,r2); //Third Bit Output
28
29     //Four Bit Output
30     wire q;
31     and(f4,x4,x4);
32
33
34 endmodule
35

```

Figure 4.6: Verilog implementation

```

lan@Linux-Vaio:~/Desktop/Electro III/GIT TPS/tp1-team-2/E4TP1/code/src$ vvp a.out
Input values are: 0 0 0 0
Outs have changed! New values are: 0 0 0 0
Input values are: 0 0 0 1
Outs have changed! New values are: 1 1 1 1
Input values are: 0 0 1 0
Outs have changed! New values are: 1 1 1 0
Input values are: 0 0 1 1
Outs have changed! New values are: 1 1 0 1
Input values are: 0 1 0 0
Outs have changed! New values are: 1 1 0 0
Input values are: 0 1 0 1
Outs have changed! New values are: 1 0 1 1
Input values are: 0 1 1 0
Outs have changed! New values are: 1 0 1 0
Input values are: 0 1 1 1
Outs have changed! New values are: 1 0 0 1
Input values are: 1 0 0 0
Outs have changed! New values are: 1 0 0 0
Input values are: 1 0 0 1
Outs have changed! New values are: 0 1 1 1
Input values are: 1 0 1 0
Outs have changed! New values are: 0 1 1 0
Input values are: 1 0 1 1
Outs have changed! New values are: 0 1 0 1
Input values are: 1 1 0 0
Outs have changed! New values are: 0 1 0 0
Input values are: 1 1 0 1
Outs have changed! New values are: 0 0 1 1
Input values are: 1 1 1 0
Outs have changed! New values are: 0 0 1 0
Input values are: 1 1 1 1
Outs have changed! New values are: 0 0 0 1
lan@Linux-Vaio:~/Desktop/Electro III/GIT TPS/tp1-team-2/E4TP1/code/src$

```

Figure 4.7: Terminal's output