## 1 Implementation of Flip-Flop D and SR Latch with discrete logic gates

Using the schematic on Figure 1 the logic gates were implemented on a PCB.




Figure 1: Schematic of the SR Latch (on the left) and Flip-Flop D (on the right)

The resulting circuits were tested and compared to their resulting counterparts as shown in Tables 1, 1, 1 and 1.

Symbol	Parameter	74HC74			E	Unit		
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply Voltage	2	5	6				V
$V_{IH}$	High-level input voltage	3.15	_	_		_	_	V
$V_{IL}$	Low-level input voltage	_	_	1.35	_	_		V
$V_I$	Input voltage	0	_	$V_{CC}$		_		V
$V_O$	Output voltage	0	_	$V_{CC}$		_		V
$\Delta t/\Delta v$	Input rise and fall time	_	_	500	_	_		ns

Table 1: Operating Conditions comparison

Symbol	Parameter	74HC74		Experimental			Unit	
		MIN	TYP	MAX	MIN	TYP	MAX	
$V_{OH}$	High-level output voltage	3.84	4.3	_			-	V
$V_{OL}$	Low-level output voltage	_	0.17	0.4	_			

Table 2: Electrical Characteristics comparison at  $V_{CC}{=}4.5\mathrm{V}$ 

Symbol	Parameter			74HC74		Experimental	
			MIN	MAX	MIN	MAX	
$f_{clock}$	Clock frequency		_	21	_		MHz
$t_w$ Pulse Duration	Pulse Duretien	$\overline{PRE}$ or $\overline{CLK}$ low	100	_		_	
	Tuise Duration	CLK high or low	100	_		_	ns
$t_{su}$	Setup time before CLK ↑	Data	100	_		_	115
	Secup time before CLK	$\overline{PRE}$ or $\overline{CLK}$ inactive	100	_		_	

Table 3: Timing Requirements comparison at  $V_{CC}{=}4.5\mathrm{V}$ 

Symbol	Input	Output	74HC74			Experimental			Unit
			MIN	TYP	MAX	MIN	TYP	MAX	
$f_{max}$			25	50	_			-	V
<sub>+</sub> ,	$\overline{PRE}$ or $\overline{CLR}$	Q or $\overline{Q}$	_	20	58	_			ns
$t_{pd}$	CLK	Q or $\overline{Q}$	_	20	44	_			ns
$t_t$		Q or $\overline{Q}$	_	8	19	_			ns

Table 4: Switching Characteristics comparison at  $V_{CC}{=}4.5\mathrm{V}$