1 Implementation of Flip-Flop D and SR Latch with discrete logic gates

Using the schematic on Figure 1 the logic gates were implemented on a PCB.




Figure 1: Schematic of the SR Latch (on the left) and Flip-Flop D (on the right)

The resulting circuits were tested and compared to their resulting counterparts as shown in Tables 1, 2 and 3.

Symbol	Parameter	74HC74			Experimental			Unit
			NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply Voltage	2	5	6	1.5	5		V
V_{IH}	High-level input voltage	3.15	_	_	2.64	_	_	V
V_{IL}	Low-level input voltage	_	_	1.35	_	_	2.57	V
V_I	Input voltage	0	_	V_{CC}	0	_	V_{CC}	V
V_O	Output voltage	0	_	V_{CC}	-0.2	_	V_{CC}	V
$\Delta t/\Delta v$	Input rise and fall time	_	_	0.5	_	_	16.05	$\mu \mathrm{s}$

Table 1: Operating Conditions comparison

Symbol Parameter 74HC74 Experi	Experimental	
MIN TYP MAX MIN TY	P MAX	
$egin{array}{ c c c c c c c c c c c c c c c c c c c$	_	V

Table 2: Electrical Characteristics comparison at $V_{CC}{=}4.5\mathrm{V}$

	Symbol	Input	Output	74HC74			Experimental			
				MIN	TYP	MAX	MIN	TYP	MAX	
j	t_{pd}	CLK	$Q \text{ or } \overline{Q}$	_	20	44	-	28	380	ns

Table 3: Switching Characteristics comparison at $V_{CC}{=}4.5\mathrm{V}$