## 1 Implementation of Flip-Flop D and SR Latch with discrete logic gates

Using the schematic on Figure 1 the logic gates were implemented on a PCB.




Figure 1: Schematic of the SR Latch (on the left) and Flip-Flop D (on the right)

The resulting circuits were tested and compared to their resulting counterparts as shown in Tables 1, 1, 1 and 1.

Symbol	Parameter	74HC74			E:	Unit		
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply Voltage	2	5	6	1.5	5		V
$V_{IH}$	High-level input voltage	3.15	_	_	2.64	_	_	V
$V_{IL}$	Low-level input voltage	_	_	1.35	_	_	2.57	V
$V_I$	Input voltage	0	_	$V_{CC}$	0	_	$V_{CC}$	V
$V_O$	Output voltage	0	_	$V_{CC}$	-0.2	_	$V_{CC}$	V
$\Delta t/\Delta v$	Input rise and fall time	_	_	0.5	_	_	16.05	$\mu \mathrm{s}$

Table 1: Operating Conditions comparison

Symbol	Parameter		74HC74 TYP			xperime   TYP	ntal   MAX	Unit
$V_{OH} \ V_{OL}$	High-level output voltage Low-level output voltage	3.84	4.3 0.17	0.4	3,725	$V_{CC}$ -0.2	1.0875	V V

Table 2: Electrical Characteristics comparison at  $V_{CC}{=}4.5\mathrm{V}$ 

Symbol	Parameter	74HC74		Experimental		Unit	
			MIN	MAX	MIN	MAX	
$f_{clock}$	Clock frequency		_	21	_	N/A	MHz
$t_w$	Pulse Duration	$\overline{PRE}$ or $\overline{CLK}$ low	100	_	240	_	ng
	Tuise Duration	CLK high or low	100	_		_	ns

Table 3: Timing Requirements comparison at  $V_{CC}{=}4.5\mathrm{V}$ 

Symbol	Input	Output	74HC74		Experimental			Unit	
			MIN	TYP	MAX	MIN	TYP	MAX	
	$\overline{PRE}$ or $\overline{CLR}$	Q or $\overline{Q}$	-	20	58	_	30		ns
$t_{pd}$	CLK	Q or $\overline{Q}$	_	20	44	_	28	380	ns

Table 4: Switching Characteristics comparison at  $V_{CC}{=}4.5\mathrm{V}$