

# ADVANCED C WORKSHOP

Day 4 Overview of the Computer Architecture








- How the CPU does what it does
  - Understand how the CPU in your computer works
  - Build a good model of your CPU in your mind
- How can we use that to write better code
  - Focus on "hot" code
  - Use matrix multiplication as an example
- Focus on x86\_64, Linux



## Why study architecture




- It is cool and fun!
  - Solve real world problems
  - Solid engineering solutions
  - Very active area of research
- It will help us write better and faster code
  - Moore's Law and friends are maybe dead (kind of)
    - Atoms are ~0.5nm, transistors <50nm





- Crunch numbers
- Input, Process, Output



Von Neumann Architecture





#### Different kinds

- Registers what CPU needs right now
- RAM everything else needed to do a job
- Secondary storage things we might need later






- Small but very fast storage (~1 cycles)
- Built right in the CPU
- Can be general purpose
  - x86\_64 has 16 general purpose 64-bit registers
  - Arm (and other RISCs) have >32
- Can be specialized
  - Store state (PC, SP, offsets etc)
  - SIMD etc.






- Larger memory, decently fast (~100 cycles)
- Runs independently from the CPU
- Different clock speed





- Makes our life easier
- Idealized abstraction over storage resources
- Illusion
  - RAM is very large
  - Your process is the only thing running
  - Memory is linear and unfragmented
    - You ask for 4GB, you get nice clean 4GB block





- Makes our life much easier
- We can move pages between RAM and disk
  - Linux has swaps, Windows has ReadyBoost
  - You can run 10 processes that each need 1 GB even if you only have 4GBs of RAM
  - Performance hit is substantial, but it's better than giving up





- Files and I/O devices can be mapped to RAM
  - Use the RAM as a buffer
  - Faster reads and writes
- Programs can be memory position independent
  - Useful for dynamic/shared libraries (plugins)
- Trick OS into using more memory than there is

2[  3[  4[  Mem[  Swp[	                  									6.1% 11.3% 4.6%	800MHz 48°C] 800MHz 49°C] 838MHz 48°C] 800MHz 46°C] 3.63G/15.3G] 0K/16.0G]
PID	USER	PRI	NI	VIRT	RES	SHR :	S CPU%	MEM%	▽ TIME+	Command	
	abhigyan	20	0	13.2G	679M	280M :	S 2.0	4.3	45:46.43		
	abhigyan	20		3178M	443M	121M :		2.8			-contentproc
	abhigyan	20		2469M	311M	184M			0:31.61		
	abhigyan	20		3124M	290M	101M :					-contentproc
	abhigyan	20	0	2692M	222M	99M :		1.4			-contentproc
	abhigyan	20	0	852M		58684			3:51.12		
	abhigyan	20		2608M	209M	98M :		1.3			-contentproc
	abhigyan	20		27.4G		91220		1.3			-contentproc
	abhigyan	20		2631M		97M :		1.2			-contentproc
	root	20		26.4G	183M	101M					-seat seat0
	abhigyan	20		2553M	179M	95268					-contentproc
	abhigyan	20		2522M		98764		1.1			-contentproc
	abhigyan	20		2507M		97728		1.0			-contentproc
	abhigyan	20		1365M	159M	134M		1.0	0:00.28		
	abhigyan	20		2478M		95732		1.0			-contentproc
	abhigyan	20		2484M		94888		1.0			-contentproc
	abhigyan	20		1342M	154M	122M :			0:01.79		
	abhigyan	20		2525M		97464					-contentproc
	abhigyan	20		2479M		96376		1.0			-contentproc
4341		20		2582M		99124		1.0			-contentproc
4441	37	20		2505M		93936					-contentproc
	abhigyan	20		2479M		91712		1.0			-contentproc
	abhigyan	20		2946M	149M	101M I					-contentproc
11734	abhigyan	20	0	2527M	148M	97756	S 0.0	1.0	0:07.58	firefox	-contentproc

F1Help F2Setup F3SearchF4FilterF5Tree F6SortByF7Nice -F8Nice +F9Kill F10Quit



## Memory Management Unit



- Address translation has overheads
- MMU does this to free the CPU
- MMU is a hardware unit in the CPU
- Kernel populates tables in the MMU
- MMU translates on the fly
  - We can cache!



#### Translation Lookaside Buffer




- Caches virtual address to physical address translation
- Is usually hierarchical
- May have separate sections for small and large pages
- Typical TLBs have ~1000 entries, <1% miss rate
- Miss penalty is ~100 cycles
- TLB thrashing lots of TLB misses



### Instruction Cycle




- Cycle that a CPU follows until powered off
- Fetch read next instruction from RAM[PC]
- Decode Interpret the instruction
- Execute Do the actual work
- Write store the results
- Repeat





#### Pipelining - Instruction Level Parallelism





Day 4: Overview of the Computer Architecture





- Sometimes we don't know which instruction will come next
- Conditional Jumps / Branches
- Wait until we know exactly what will happen?
  - Bad, we have to flush the pipeline and start over
- Choose one randomly?
  - Great only when we are right



#### **Branch Prediction**



- Use some strategy to predict outcomes
- Simple strategies work well
  - Branches are always taken
  - Backward branches are taken, forward branches are not
- We can go further
  - Cache the paths taken previously to help BP
  - Use Neural Networks (because why not?)



## Helping Branch Prediction



- We cannot override BP, but we can help
- Modern processors guess that backward branches are taken
- We can ask the compiler to lay code out to help with this

```
if (__builtin_expect(foo==bar)) {...}
```



## Cache Memory



- Each trip to the RAM takes ~100 cycles
- For context, integer addition is ~1 cycle (pipelined)
- Let's cache data that we might need
  - If you access x, you might access x's neighbors too
    - Spatial locality
  - If you access x 10 times, you might access it again
    - Temporal locality



#### Cache Levels



- Practical CPUs have multiple levels of cache
  - L1 cache 32KB, 5 cycles
  - L2 cache 1024KB, 70 cycles
  - L3 cache 10MB, 80 cycles



#### Cache Eviction




- Not everything fits in the cache
- To add, we need to evict
- Algorithms choose pages to evict
  - Least Frequently Used
  - Least Recently Used
- L1 cache has simple eviction strategy
- Higher cache levels are more complicated



### Memory Hierarchy





Day 4: Overview of the Computer Architecture



## Same Instruction, Multiple Data



- Find the sum of a large array (databases)
- Multiply a lot of number pairs (matrix multiplication)
- Invert, XOR a large stream of data (hash functions)



### Same Instruction, Multiple Data



- Modern processors have SIMD instructions
- Intel and AMD have SSE, AVX1, AVX2 etc
- Arm has Neon
- SIMD enables data parallelism
  - You can do the same thing on multiple pieces of data
- SIMD is not concurrency
  - You cannot do multiple kinds of things at the same time



### Superscalar CPUs



- CPU has different circuits and units for different things
- Idea: do multiple things at once
- Only possible with careful data dependency checks
- Enables execution of multiple instructions per clock cycle



## Simultaneous Multi-Threading (SMT)



- Multiple execution units in the same CPU
- With careful pipelining, CPUs can ~double the performance
- Eg: Hyperthreading, AMD SMT
- (X cores, 2\*X threads)



## Multiprocessing



- Everything so far happens in one core
- Most CPUs have multiple cores
- Some problems are embarrassingly parallel
  - Use N CPUs, get close to Nx boost




### Speculative Execution



- Do work before you need to do it
- Needs careful planning and dependency checks
- Eg: Branch Prediction
- Thread Level Speculation SE in multithreading systems
- Has caused problems in the past
  - Look into Spectre, Meltdown etc





# ADVANCED C WORKSHOP

**THANK YOU!** 

