## 8-bit Enhanced USB MCU CH549/CH548

Datasheet
Version: 1G
<a href="http://wch.cn">http://wch.cn</a>

### 1. Overview

CH549 is an enhanced E8051 MCU compatible with MCS51 instruction set, 79% of which are single-byte single-cycle instructions, and the average instruction speed is 8 to 15 times faster than that of the standard MCS51.


CH549 supports up to 48MHz system clock frequency, ans has built-in 64K program memory Flash-ROM and 256-byte internal iRAM and 2 Kbytes of internal xRAM. And xRAM supports direct memory access (DMA).

CH549 has a built-in 12-bit ADC, capacitive touch key detection module, temperature sensor (TS), built-in clock, 3 timers and 3 channels of signal capture, 8 channels of PWM, 4 UARTs, SPI and other functional modules. It supports full-speed and low-speed USB-Host mode and USB-Device mode as well as USB type-C. CH543 is recommended when complete PD function is required.

CH548 is a simplified version of CH549, the program memory ROM is only 32KB. CH548 only provides UART0 and UART1, others are the same as that of CH549. For details of CH548, directly refer to the datasheet and technical resources of CH549.

| Product |          | xRAM<br>iRAM | Nonvolatile<br>EEPROM | USB<br>host<br>USB | USB<br>Type-C | Timer | Signal<br>Capture | 8-bit<br>PWM | UART | SPI<br>host<br>SPI | 12-bit<br>ADC | Capacitive touch-key |
|---------|----------|--------------|-----------------------|--------------------|---------------|-------|-------------------|--------------|------|--------------------|---------------|----------------------|
|         |          |              |                       | device             |               |       |                   |              |      | slave              |               |                      |
| CH549   | 60KB+3KB | 2048         | 1KB                   | Full/low           | Support       | 2     | 3                 | 8            | 4    | 2 in 1             | 16            | 16                   |
| CH548   | 32KB+3KB | +256         | IND                   | speed              | Support       | 3     | 3                 | 2            | 2    | 2 111 1 10         | 10            | 10                   |

The following is the internal block diagram of CH549, for reference only.




### 2. Features

- Core: Enhanced E8051 core compatible with MCS51 command set, 79% of which are single-byte single-cycle commands, and the average command speed is 8 ~ 15 times faster than that of the standard MCS51, with special XRAM data fast copy command, and double DPTR pointers.
- ROM: 64KB nonvolatile memory Flash-ROM, supports 10K times of erase and program, and can all be used for the program storage space; or it can be divided into a 60KB program storage area, a 1KB data storage area EEPROM and a 3KB BootLoader/ISP program area.
- EEPROM: 1KB EEPROM, which is divided into 16 independent blocks, supports single-byte read, single-byte write, block write (1 ~ 64 bytes), block erase (64 bytes) operations. In a typical environment, generally it supports 100K times of erase and program (non-guaranteed).
- OTP: One-time programmable data storage area, with a total of 32 bytes, and supports double-word read (4 bytes), single-byte write.
- RAM: 256-byte internal iRAM, which can be used for fast temporary storage of data and stack; 2KB on-chip xRAM, which can be used for large amount of data temporary storage and DMA direct memory access.
- USB: Built-in USB controller and USB transceiver, supports USB-Host mode and USB-Device mode, supports USB 2.0 full speed (12Mbps) and low speed (1.5Mbps) modes, supports data packet of up to 64 bytes, built-in FIFO, and supports DMA.
- USB type-C: Support USB type-C master-slave detection, support USB PD power transmission control and 32-bit CRC calculation.
- Timer: 3 timers, the standard MCS51 timers T0/T1/T2.
- Capture: T2 is extended to support 3-channel signal capture.
- PWM: 8-channel PWM output, supports standard 8-bit data or fast 6-bit data.
- UART: 4 UARTs, UART0 is a standard MCS51 UART; UART1/2/3 has built-in communication baud rate setting register.
- SPI: The SPI controller supports Master/Slave mode, built-in FIFO, clock frequency can be approximate to half of the system clock frequency Fsys. It supports simplex multiplexing of serial data input and output.
- ADC: 16-channel 12-bit A/D converter, it supports voltage comparison of multiple combinations.
- Touch-key: 16-channel capacitive touch key detection. Each ADC channel supports touch key detection.
- TS: Built-in simple temperature sensor.
- GPIO: Up to 44 GPIO pins (including XI and RST and USB pins), support MCS51 compatible quasi-bidirectional mode, newly add high-impedance input, push-pull output, open-drain output mode, one of which supports 12V high-voltage open-drain output.
- Interrupt: 16 interrupt signal sources, including 6 interrupts compatible with the standard MCS51 (INT0, T0, INT1, T1, UART0, T2), and 10 extended interrupts (SPI0, INT3, USB, ADC/UART2, UART1, PWMX/UART3, GPIO, WDOG). GPIO interrupt can be selected from 7 pins.
- Watch-Dog: 8-bit presettable watchdog timer WDOG, supports timing interrupt.
- Reset: 5 reset signal sources, built-in power on reset and multi-stage adjustable power supply low voltage detection reset module, supports software reset and watchdog overflow reset, optional pin external input reset.
- Clock: Built-in 24 MHz clock source, which can support external crystals by multiplexing GPIO pins, and the built-in PLL is used to generate USB clock and system clock frequency Fsys with the required frequency.

- Power: Built-in 5V to 3.3V low dropout voltage regulator for USB and other modules. It supports 5V or 3.3V or even 6V or 2.8V supply voltage.
- Sleep: Low-power sleep mode, USB, UART0, UART1, SPI0, comparator and part of the GPIO external awake.
- Unique ID for identification.

## 3. Packages

| Package   | Body size |        | Lead   | pitch   | Description                   | Part No. |
|-----------|-----------|--------|--------|---------|-------------------------------|----------|
| LQFP48    | 7*7mm     |        | 0.5mm  | 19.7mil | Standard LQFP<br>48-pin patch | CH549L   |
| QFN28_4X4 | 4*4mm     |        | 0.4mm  | 15.7mil | Quad no-lead 28-pin           | CH549F   |
| SOP16     | 3.9mm     | 150mil | 1.27mm | 50mil   | Standard 16-pin patch         | CH549G   |
| LQFP48    | 7*7mm     |        | 0.5mm  | 19.7mil | Standard LQFP<br>48-pin patch | CH548L   |
| SOP16     | 3.9mm     | 150mil | 1.27mm | 50mil   | Standard 16-pin patch         | CH548G   |
| SOP8      | 3.9mm     | 150mil | 1.27mm | 50mil   | Standard 8-pin patch          | CH548N   |



# 4. Pin definitions

|       | Pin No. | ,      | Pin  | Alternate                | Description   |
|-------|---------|--------|------|--------------------------|---|
| SOP16 | QFN28   | LQFP48 | Name | (Left preferential)      | Description   |
| 15    | 23      | 41     | VDD  | VCC                      | I/O power input and external power input of internal USB power regulator, requires an external 0.1UF power decoupling capacitor.  |
| 16    | 24      | 42     | V33  | V3                       | Internal USB power regulator output and internal USB power input, When supply voltage is less than 3.6V, connect VDD to input external power. When supply voltage is greater than 3.6V, an external 0.1uF power decoupling capacitor is required. |
| 14    | 0       | 18     | GND  | VSS                      | Ground  |
| -     | -       | 40     | P0.0 | AIN8                     |   |
| -     | -       | 39     | P0.1 | AIN9                     | AIN8 ~ AIN15: 8-channel ADC analog signal/touch   |
| -     | -       | 38     | P0.2 | RXD_/AIN10               | key input.  |
| -     | -       | 37     | P0.3 | TXD_/AIN11               | RXD_, TXD_: mapping of RXD and TXD  |
| -     | 22      | 36     | P0.4 | RXD2/AIN12               | RXD2, TXD2: serial data input and serial data   |
| -     | 21      | 35     | P0.5 | TXD2/AIN13               | output of UART2.  |
| -     | 20      | 34     | P0.6 | RXD3/AIN14               | RXD3, TXD3: serial data input and serial data   |
| -     | 19      | 33     | P0.7 | TXD3/AIN15               | output of UART3   |
| -     | 25      | 43     | P1.0 | T2/CAP1/AIN0             | AIN0 ~ AIN7: 8-channel ADC analog signal/touch  |
| 1     | 26      | 44     | P1.1 | T2EX/CAP2/AIN1           | key input.  |
| -     | -       | 45     | P1.2 | AIN2                     | T2: External count input/clock output of  |
| -     | -       | 46     | P1.3 | AIN3                     | timer/counter2.   |
| 2     | 27      | 47     | P1.4 | SCS/UCC1/AIN4            | T2EX: Reload/capture input of timer/counter2.   |
| 3     | 28      | 48     | P1.5 | MOSI/PWM0_/UCC2<br>/AIN5 | CAP1, CAP2: Capture input 1, 2 of timer/counter2. SCS, MOSI, MISO, SCK: SPI0 interface, SCS is  |
| 4     | 1       | 1      | P1.6 | MISO/RXD1_/VBUS<br>/AIN6 | chip select input, MOSI is host output/slave input, MISO is host input/slave output, SCK is serial clock.   |
| 5     | 2       | 2      | P1.7 | SCK/TXD1_/AIN7           | UCC1, UCC2: USB type-C bidirectional configuration channel.  VBUS: USB type-C bus voltage detection input.  PWM0_, RXD1_, TXD1_: PWM0/RXD1/TXD1 pin mapping.  |
| -     | -       | 21     | P2.0 | PWM5                     | DUAGO DUAGO A LOVAGO  |
| -     |         | 22     | P2.1 | PWM4                     | PWM0~PWM7: 8-channel PWM output.  |
| 10    | 12      | 23     | P2.2 | PWM3/INT0_               | INTO_: INTO pin mapping.  |
| -     | -       | 24     | P2.3 | PWM2                     | T2_/CAP1_: T2/CAP1 pin mapping.   |
| 11    | 13      | 25     | P2.4 | PWM1/T2_/CAP1_           | T2EX_/CAP2_: T2EX/CAP2 pin mapping.   |
| -     | -       | 26     | P2.5 | PWM0/T2EX_/CAP2_         | RXD1, TXD1: UART1 serial data input, serial data output.  |
| -     | 14      | 27     | P2.6 | PWM6/RXD1                | ouput   |

| 1  | 1  | 1        | 1       | T         | T  |
|----|----|----------|---------|-----------|--|
| -  | 15 | 28       | P2.7    | PWM7/TXD1 |  |
| 7  | 4  | 4        | P3.0    | RXD       | DVD TVD HADTO III I I I I I I I I I I I I I I I I I    |
| 8  | 5  | 7        | P3.1    | TXD       | RXD, TXD: UART0 serial data input, serial data         |
| -  | 6  | 8        | P3.2    | INT0      | output.  |
| -  | 7  | 9        | P3.3    | INT1      | INT0, INT1: external interrupt 0, external interrupt 1 |
| 9  | 8  | 10       | P3.4    | T0        | input. T0, T1: timer0, timer1 external input.          |
| -  | 9  | 11       | P3.5    | T1        | CAP0: Capture input 0 of timer/counter2.               |
| -  | -  | 12       | P3.6    | CAP0      | INT3: External interrupt 3.                            |
| -  | -  | 13       | P3.7    | INT3      | 1113. External interrupt 3.                            |
| -  | -  | 20       | P4.0    |           |  |
| -  | -  | 19       | P4.1    |           |  |
| -  | -  | 15       | P4.2    |           |  |
| -  | -  | 14       | P4.3    |           | XI, XO: external crystal oscillation input, inverted   |
| -  | -  | 6        | P4.4    |           | output   |
| -  | -  | 5        | P4.5    |           |  |
| -  | 10 | 16       | P4.6    | XI        |  |
| -  | 11 | 17       | XO      |           |  |
| 13 | 18 | 32       | P5.0    | DM/UDM    | DM, DP: D- and D+ signal terminals of USB host or      |
|    |    |          |         |           | USB device. The resistors have been built in, and it   |
| 12 | 17 | 31       | P5.1    | DP/UDP    | is not recommended to connect to external resistors    |
|    |    |          |         |           | in series.   |
| -  | -  | 30       | P5.4    | ALE/CKO   | ALE/CKO: Dummy address latch signal output or          |
|    | 16 | 20       | 29 P5.5 | HVOD      | clock output.  |
|    | 10 | <u> </u> |         | 11100     | HVOD: Suppot 12V high voltage open-drain output.       |
| 6  | 3  | 3        | P5.7    | RST       | External reset input, built-in pull-down resistor.     |

Note: VDD of CH548N is shorted to V33. The value of VDD should between 3V and 3.6V when USB is used, while between 2.7V and 6.5V when USB is not used.

## 5. Special function register (SFR)

The following abbreviations are used in this datasheet to describe the registers:

| Abbreviation Description |   |  |  |  |  |
|--------------------------|---|--|--|--|--|
| RO                       | Software can only read these bits.                              |  |  |  |  |
| WO                       | Software can only write to this bit. The read value is invalid. |  |  |  |  |
| RW                       | Software can read and write to these bits.                      |  |  |  |  |
| Н                        | End with it to indicate a hexadecimal number                    |  |  |  |  |
| В                        | End with it to indicate a binary number                         |  |  |  |  |

### 5.1 SFR introduction and address distribution

CH549 controls, manages the device, and sets the working mode with the special function registers (SFR and xSFR).

SFR occupies 80H-FFH address range of the internal data storage space and can only be accessed by direct address commands. Registers with the x0h and x8h addresses can be accessed by bits to avoid modifying

the values of other bits when accessing a specific bit. Other registers with the addresses that are not the multiple of 8 can only be accessed by bytes.

Some SFRs can only be written in safe mode, while they can be read-only in non-safe mode , for example: GLOBAL CFG, CLOCK CFG, WAKE CTRL, POWER CFG.

Some SFRs have one or more names, for example: SPI0\_CK\_SE/SPI0\_S\_PRE,

UDEV\_CTRL/UHOST\_CTRL, UEP1\_CTRL/UH\_SETUP, UEP2\_CTRL/UH\_RX\_CTRL,

UEP2\_T\_LEN/UH\_EP\_PID, UEP3\_CTRL/UH\_TX\_CTRL, UEP3\_T\_LEN/UH\_TX\_LEN,

UEP2\_3\_MOD/UH\_EP\_MOD, UEP2\_DMA\_H/UH\_RX\_DMA\_H, UEP2\_DMA\_L/UH\_RX\_DMA\_L,

UEP2\_DMA/UH\_RX\_DMA, UEP3\_DMA\_H/UH\_TX\_DMA\_H, UEP3\_DMA\_L/UH\_TX\_DMA\_L,

UEP3\_DMA/UH\_TX\_DMA, ROM\_ADDR\_L/ROM\_DATA\_LL, ROM\_ADDR\_H/ROM\_DATA\_LH,

ROM\_DATA\_HL/ROM\_DAT\_BUF, ROM\_DATA\_HH/ROM\_BUF\_MOD.

Some addresses correspond to several independent SFRs, for example: SAFE\_MOD/CHIP\_ID, ROM CTRL/ROM STATUS.

CH549 contains all registers of 8051 standard SFR, and other device control registers are added. See the table below for SFRs.

SFR 0,8 1,9 2, A 3, B 4, C 5, D 7, F 6, E SPI0\_CK\_SE WDOG COU 0xF8 SPIO STAT SPI0 DATA SPI0 CTRL SPIO SETUP A INV RESET KEEP SPIO\_S\_PRE NTADC CTRL TKEY\_CTRL ADC DAT L ADC\_DAT\_H ADC CHAN ADC\_PIN 0xF0 В ADC\_CFG UEP2\_3\_MOD 0xE8 UEP4\_1\_MOD UEP0\_DMA\_L UEPO DMA H UEP1\_DMA\_L UEP1\_DMA\_H  $IE_EX$ IP\_EX UH EP MOD UEP2\_DMA\_L UEP2 DMA H UEP3\_DMA\_L UEP3 DMA H 0xE0USB CTRL USB DEV AD ACC USB INT EN UH RX DMA L UH RX DMA H UH TX DMA H UH TX DMA L 0xD8 USB\_INT\_FG USB INT ST USB MIS ST USB\_RX\_LEN UEP0\_CTRL UEP0\_T\_LEN UEP4 CTRL UEP4\_T\_LEN UEP3 T LEN UDEV CTRL UEP1 CTRL UEP2 CTRL UEP2 T LEN UEP3 CTRL 0xD0**PSW** UEP1\_T\_LEN UH\_SETUP UHOST\_CTRL UH\_RX\_CTRL UH\_EP\_PID UH\_TX\_CTRL UH\_TX\_LEN TH2 0xC8 T2CON T2MOD RCAP2L RCAP2H TL2 T2CAP1L T2CAP1H 0xC0 P4\_MOD\_OC P4\_DIR\_PU P0\_DIR\_PU T2CAP0H P4 T2CON2 P0\_MOD\_OC T2CAP0L POWER CFG SBUF1 0xB8IΡ CLOCK CFG SCON1 SBAUD1 SIF1 0xB0GLOBAL CFG GPIO IE SCON2 SBUF2 SBAUD2 P3 INTX SIF2 PIN FUNC 0xA8 ΙE WAKE CTRL P5 SCON3 SBUF3 SBAUD3 SIF3 SAFE\_MOD PWM DATA7 0xA0P2 XBUS\_AUX PWM DATA3 PWM\_DATA4 PWM DATA5 PWM DATA6 CHIP ID 0x98 **SCON** PWM DATA2 PWM DATA1 PWM DATA0 PWM CTRL PWM CK SE PWM CTRL2 **SBUF** 0x90 USB\_C\_CTRL P1\_MOD\_OC P1\_DIR\_PU P2\_MOD\_OC P2\_DIR\_PU P3\_MOD\_OC P3\_DIR\_PU ROM DATA HL ROM DATA HH 0x88 **TMOD** TL0 THO TH1 TL1 ROM DAT BUF ROM BUF MOD ROM ADDR H ROM CTRL ROM ADDR L 0x80**P**0 SP DPL DPH **PCON** ROM DATA LL ROM DATA LH ROM STATUS

Table 5.1 Table of SFRs

Notes:(1) Those in red text can be accessed by bits;

(2). The following table shows the description of different color boxes

| Register address               |  |  |  |
|--------------------------------|--|--|--|
| SPI0 register                  |  |  |  |
| ADC register                   |  |  |  |
| USB register                   |  |  |  |
| Timer/counter 2 register       |  |  |  |
| Port setting register          |  |  |  |
| PWMX register                  |  |  |  |
| UART1/2/3 registers            |  |  |  |
| Timer/counter 0 and 1 register |  |  |  |
| Flash-ROM register             |  |  |  |

### 5.2 SFR classification and reset value

Figure 5.2 Description and reset value of SFRs and xSFRs

|                           | 1 15 11 2 2 | esemption | and reset value of SFRs and XSFRs                       |             |
|---------------------------|-------------|-----------|---|-------------|
| Functional Classification | Name        | Address   | Description   | Reset value |
|                           | В           | F0h       | B register  | 0000 0000b  |
|                           | ACC         | E0h       | Accumulator   | 0000 0000b  |
|                           | A_INV       | FDh       | Inverted value of accumulator high bit and low bit      | 0000 0000Ь  |
|                           | PSW         | D0h       | Program status word register                            | 0000 0000b  |
|                           |             |           | Global configuration register (CH549 Bootloader)        | 1110 0000Ь  |
|                           |             | P.11      | Global configuration register (CH549 application)       | 1100 0000b  |
| System setting registers  | GLOBAL_CFG  | B1h       | Global configuration register (CH548 Bootloader)        | 1010 0000b  |
|                           |             |           | Global configuration register (CH548 application)       | 1000 0000Ь  |
|                           | CHIP_ID     |           | CH549 ID (read only)                                    | 0100 1001b  |
|                           |             | Alh       | CH548 ID (read only)                                    | 0100 1000b  |
|                           | SAFE_MOD    | A1h       | Safe mode control register (write only)                 | 0000 0000b  |
|                           | DPH         | 83h       | Data pointer high                                       | 0000 0000b  |
|                           | DPL         | 82h       | Data pointer low  | 0000 0000b  |
|                           | DPTR        | 82h       | 16-bit SFR consists of DPL and DPH                      | 0000h       |
|                           | SP          | 81h       | Stack pointer   | 0000 0111b  |
|                           | WDOG_COUNT  | FFh       | Watchdog count register                                 | 0000 0000b  |
| Cl. 1 1                   | RESET_KEEP  | FEh       | Reset keep register (in power on reset state)           | 0000 0000b  |
| Clock, sleep and power    | POWER_CFG   | BAh       | Power management configuration register                 | 0000 0011b  |
| control                   | CLOCK_CFG   | B9h       | System clock configuration register                     | 1000 0011b  |
| registers                 | WAKE_CTRL   | A9h       | Sleep wakeup control register                           | 0000 0000b  |
| 105131013                 | PCON        | 87h       | Power supply control register (in power on reset state) | 0001 0000Ь  |

|              | IP EX       | E9h           | Extend interrupt priority control register                                   | 0000 0000Ь |
|--------------|-------------|---------------|--|------------|
|              |             |               | Extend interrupt priority control register  Extend interrupt enable register |            |
| Interrupt    | IE_EX       | E8h<br>C7h    | 1 0  | 0000 0000b |
| control      | GPIO_IE IP  | B8h           | GPIO interrupt enable register   | 0000 0000b |
| registers    | INTX        | B3h           | Interrupt priority control register  |            |
|              | IE IE       |               | Extend external interrupt control register                                   | 0000 0000b |
|              | IE          | A8h           | Interrupt enable register  High byte of flash-ROM data register high         | 0000 0000b |
|              | ROM_DATA_HH | 8Fh           | word (read only)   | xxxx xxxxb |
|              |             |               | Low byte of flash-ROM data register high                                     |            |
|              | ROM_DATA_HL | 8Eh           | word (read only)   | xxxx xxxxb |
|              |             |               | 16-bit SFR consists of ROM DATA HL   |            |
|              | ROM_DATA_HI | 8Eh           | and ROM DATA HH  | xxxxh      |
|              |             |               | Buffer mode register for flash-ROM   |            |
|              | ROM_BUF_MOD | 8Fh           | erase/program operation  | xxxx xxxxb |
|              |             |               | Data butter register for flash-ROM   |            |
|              | ROM_DAT_BUF | 8Eh           | erase/program operation  | xxxx xxxxb |
| Flash-ROM    | ROM STATUS  | 86h           | flash-ROM status register (read only)  | 0000 0000b |
| registers    | ROM CTRL    | 86h           | flash-ROM control register (write only)                                      | 0000 0000b |
| registers    | ROM ADDR H  | 85h           | flash-ROM address register high byte   | xxxx xxxxb |
|              | ROM ADDR L  | 84h           | flash-ROM address register low byte  | xxxx xxxxb |
|              | ROM_ADDR    | 84h           | 16-bit SFR consists of ROM ADDR L and  | AAAA AAAAO |
|              |             |               | ROM ADDR H   | xxxxh      |
|              | ROM_DATA_LH |               | High byte of flash-ROM data register low                                     |            |
|              |             | 85h           | word (read only)   | xxxx xxxxb |
|              | ROM_DATA_LL |               | Low byte of flash-ROM data register low                                      |            |
|              |             | 84h           | word (read only)   | xxxx xxxxb |
|              | DOM DATA IO | 0.41          | 16-bit SFR consists of ROM_DATA_LL and                                       | 1          |
|              | ROM_DATA_LO | 84h           | ROM_DATA_LH  | xxxxh      |
|              | XBUS_AUX    | A2h           | External bus auxiliary set register  | 0000 0000b |
|              | PIN_FUNC    | AAh           | Pin function select register   | 0000 0000b |
|              | DO DID DII  | C51-          | Port0 direction control and pull-up enable                                   | 1111 11111 |
|              | P0_DIR_PU   | C5h           | register   | 1111 1111b |
|              | P0_MOD_OC   | C4h           | Port0 output mode register   | 1111 1111b |
|              | P4 DIR PU   | C3h           | Port4 direction control and pull-up enable                                   | 1111 1111b |
|              | 14_DIK_10   | C311          | register   | 1111 11110 |
| Port setting | P4_MOD_OC   | C2h           | Port4 output mode register   | 1111 1111b |
| registers    | P3_DIR_PU   | 97h           | Port3 direction control and pull-up enable                                   | 1111 1111b |
|              |             | <i>)</i> / 11 | register   | 1111 11110 |
|              | P3_MOD_OC   | 96h           | Port3 output mode register   | 1111 1111b |
|              | P2_DIR_PU   | 95h           | Port2 direction control and pull-up enable                                   | 1111 1111b |
|              |             | 7511          | register   |            |
|              | P2_MOD_OC   | 94h           | Port2 output mode register   | 1111 1111b |
|              | P1_DIR_PU   | 93h           | Port1 direction control and pull-up enable                                   | 1111 1111b |
|              |             |               | register   |            |

|                          | P1_MOD_OC | 92h | Port1 output mode register                      | 1111 1111b |
|--------------------------|-----------|-----|---|------------|
|                          | P5        | ABh | Port5 input and output register                 | 0010 0000b |
|                          | P4        | C0h | Port4 input and output register                 | 1111 1111b |
|                          | P3        | B0h | Port3 input and output register                 | 1111 1111b |
|                          | P2        | A0h | Port2 input and output register                 | 1111 1111b |
|                          | P1        | 90h | Port1 input and output register                 | 1111 1111b |
|                          | P0        | 80h | Port0 input and output register                 | 1111 1111b |
|                          | TH1       | 8Dh | Timer1 counter high byte                        | xxxx xxxxb |
|                          | TH0       | 8Ch | Timer0 counter high byte                        | xxxx xxxxb |
| Timer/counter            | TL1       | 8Bh | Timer1 counter low byte                         | xxxx xxxxb |
| 0 and 1                  | TL0       | 8Ah | Timer0 counter low byte                         | xxxx xxxxb |
| registers                | TMOD      | 89h | Timer0/1 mode register                          | 0000 0000b |
|                          | TCON      | 88h | Timer0/1 control register                       | 0000 0000b |
| UART0                    | SBUF      | 99h | UART0 data register                             | xxxx xxxxb |
| registers                | SCON      | 98h | UART0 control register                          | 0000 0000b |
|                          | T2CAP1H   | CFh | Timer2 capture 1 data high byte (read only)     | xxxx xxxxb |
|                          | T2CAP1L   | CEh | Timer2 capture 1 data low byte (read only)      | xxxx xxxxb |
|                          | T2CAP1    | CEh | 16-bit SFR consists of T2CAP1L and T2CAP1H      | xxxxh      |
|                          | TH2       | CDh | Timer2 counter high byte                        | 0000 0000b |
|                          | TL2       | CCh | Timer2 counter low byte                         | 0000 0000b |
|                          | T2COUNT   | CCh | TL2 and TH2 constitute a 16-bit SFR             | 0000h      |
|                          | RCAP2H    | CBh | Count reload/capature 2 data register high byte | 0000 0000Ь |
| Timer/counter2 registers | RCAP2L    | CAh | Count reload/capature 2 data register low byte  | 0000 0000b |
|                          | RCAP2     | CAh | 16-bit SFR consists of RCAP2L and RCAP2H        | 0000h      |
|                          | T2MOD     | C9h | Timer2 mode register                            | 0000 0000b |
|                          | T2CON     | C8h | Timer2 control register                         | 0000 0000b |
|                          | T2CAP0H   | C7h | Timer2 capture 0 data high byte (read only)     | xxxx xxxxb |
|                          | T2CAP0L   | C6h | Timer2 capture 0 data low byte (read only)      | xxxx xxxxb |
|                          | T2CAP0    | C6h | 16-bit SFR consists of T2CAP0L and T2CAP0H      | xxxxh      |
|                          | T2CON2    | C1h | Timer2 extension control register               | 0000 0000b |
|                          | PWM_DATA7 | A7h | PWM7 data register                              | xxxx xxxxb |
|                          | PWM_DATA6 | A6h | PWM6 data register                              | xxxx xxxxb |
|                          | PWM_DATA5 | A5h | PWM5 data register                              | xxxx xxxxb |
| PWMX                     | PWM_DATA4 | A4h | PWM4 data register                              | xxxx xxxxb |
| registers                | PWM_DATA3 | A3h | PWM3 data register                              | xxxx xxxxb |
|                          | PWM_CTRL2 | 9Fh | PWM extension control register                  | 0000 0000b |
|                          | PWM_CK_SE | 9Eh | PWM clock setting register                      | 0000 0000b |
|                          |           |     | PWM control register                            |            |

|           | PWM_DATA0           | 9Ch     | PWM0 data register   | xxxx xxxxb |
|-----------|---------------------|---------|--|------------|
|           | PWM DATA1           | 9Bh     | PWM1 data register   | xxxx xxxxb |
|           | PWM DATA2           | 9Ah     | PWM2 data register   | xxxx xxxxb |
|           | SPIO SETUP          | FCh     | SPI0 setup register  | 0000 0000b |
|           | SPIO_SETOT          | FBh     | SPI0 slave mode preset data register   | 0010 0000b |
| SPI0      | SPIO_S_I RE         | FBh     | SPI0 clock setting register  | 0010 0000b |
| registers | SPI0_CTRL           | FAh     | SPI0 control register  | 0000 0010b |
| registers | SPIO DATA           | F9h     | SPI0 data register   | xxxx xxxxb |
|           | SPIO_D/AI/A         | F8h     | SPI0 status register   | 0000 1000b |
|           | SIF1                | BFh     | UART1 interrupt status register  | 0000 1000b |
| UART1     | SBAUD1              | BEh     | UART1 baud rate set register   | xxxx xxxxb |
| registers | SBUF1               | BDh     | UART1 data register  | xxxx xxxxb |
| registers | SCON1               | BCh     | UART1 control register   | 0100 0000b |
|           | SIF2                | B7h     | UART2 interrupt status register  | 0000 0000b |
| UART2     | SBAUD2              | B6h     | UART2 baud rate setting register   | xxxx xxxxb |
| registers | SBUF2               | B5h     | UART2 data register  | xxxx xxxxb |
| registers | SCON2               | B4h     | UART2 data register  UART2 control register                                      | 0000 0000b |
|           | SIF3                | AFh     | UART3 interrupt status register  | 0000 0000b |
| UART3     | SBAUD3              | AEh     | UART3 baud rate setting register   | xxxx xxxxb |
| registers | SBUF3               | ADh     | UART3 data register  | xxxx xxxxb |
| registers | SCON3               | ACh     | UART3 control register   | 0000 0000b |
|           | ADC PIN             | F7h     | ADC pin digital input control register   | 0000 0000b |
|           | ADC_FIN             | F6h     | ADC analog signal channel select register  | 0000 0000b |
|           | ADC_CHAN ADC DAT H  | F5h     | ADC analog signal channel select register  ADC result data high byte (read only) | 0000 0000b |
|           | ADC_DAT_H ADC_DAT_L | F4h     | ADC result data low byte (read only)   | xxxx xxxxb |
| ADC/TKEY  | ADC_DAI_L           | 17411   | 16-bit SFR consists of ADC DAT L and   | AAAA AAAAU |
| registers | ADC_DAT             | F4h     | ADC_DAT_H  | 0xxxh      |
|           | ADC_CFG             | F3h     | ADC configuration register   | 0000 0000b |
|           | ADC_CTRL            | F2h     | ADC control and status register  | x000 000xb |
|           | TKEY CTRL           | F1h     | Touch key charging impulse width control   | 0000 0000Ь |
|           | 11ED1 D14 11        | - P.P.I | register (write only)  | 00000 1    |
|           | UEP1_DMA_H          | EFh     | Endpoint1 buffer start address high byte   | 0000 0xxxb |
|           | UEP1_DMA_L          | EEh     | Endpoint1 buffer start address low byte  | xxxx xxxxb |
|           | UEP1_DMA            | EEh     | 16-bit SFR consists of UEP1_DMA_L and UEP1_DMA_H                                 | 0xxxh      |
|           | UEP0_DMA_H          | EDh     | Endpoint0/4 buffer start address high byte                                       | 0000 0xxxb |
| USB       | UEP0_DMA_L          | ECh     | Endpoint0/4 buffer start address low byte  | xxxx xxxxb |
| registers | UEP0_DMA            | ECh     | 16-bit SFR consists of UEP0_DMA_L and UEP0 DMA H                                 | 0xxxh      |
|           | UEP2 3 MOD          | EBh     | Endpoint2/3 mode control register  | 0000 0000b |
|           | UH EP MOD           | EBh     | USB host endpoint mode control register  | 0000 0000b |
|           | UEP4 1 MOD          | EAh     | Endpoint1/4 mode control register  | 0000 0000b |
|           | UEP3 DMA H          | E7h     | Endpoint3 buffer start address high byte   | 0000 00000 |

| UEP3_DMA_L  | E6h  | Endpoint3 buffer start address low byte            | xxxx xxxxb |
|-------------|------|--|------------|
| LIEDZ DAMA  | E/1. | 16-bit SFR consists of UEP3_DMA_L and              | 01         |
| UEP3_DMA    | E6h  | UEP3_DMA_H   | 0xxxh      |
| UH_TX_DMA_H | E7h  | USB host transmit buffer start address high byte   | 0000 0xxxb |
| UH_TX_DMA_L | E6h  | USB host transmit buffer start address low byte    | xxxx xxxxb |
| UH_TX_DMA   | E6h  | 16-bit SFR consists of UH_TX_DMA_L and UH_TX_DMA_H | 0xxxh      |
| UEP2_DMA_H  | E5h  | Endpoint2 buffer start address high byte           | 0000 0xxxb |
| UEP2_DMA_L  | E4h  | Endpoint2 buffer start address low byte            | xxxx xxxxb |
| UEP2_DMA    | E4h  | 16-bit SFR consists of UEP2_DMA_L and UEP2_DMA_H   | 0xxxh      |
| UH_RX_DMA_H | E5h  | USB host receive buffer start address high byte    | 0000 0xxxb |
| UH_RX_DMA_L | E4h  | USB host receive buffer start address low byte     | xxxx xxxxb |
| UH_RX_DMA   | E4h  | 16-bit SFR consists of UH_RX_DMA_L and UH_RX_DMA_H | 0xxxh      |
| USB_DEV_AD  | E3h  | USB device address register                        | 0000 0000b |
| USB_CTRL    | E2h  | USB control register                               | 0000 0110b |
| USB_INT_EN  | E1h  | USB interrupt enable register                      | 0000 0000b |
| UEP4_T_LEN  | DFh  | Endpoint4 transmission length register             | 0xxx xxxxb |
| UEP4_CTRL   | DEh  | Endpoint4 control register                         | 0000 0000Ь |
| UEP0_T_LEN  | DDh  | Endpoint0 transmission length register             | 0xxx xxxxb |
| UEP0_CTRL   | DCh  | Endpoint0 control register                         | 0000 0000b |
| USB_RX_LEN  | DBh  | USB reception length register (read only)          | 0xxx xxxxb |
| USB_MIS_ST  | DAh  | USB miscellaneous status register (read only)      | xx10 1000b |
| USB_INT_ST  | D9h  | USB interrupt status register (read only)          | 00xx xxxxb |
| USB_INT_FG  | D8h  | USB interrupt flag register                        | 0010 0000b |
| UEP3_T_LEN  | D7h  | Endpoint3 transmission length register             | 0xxx xxxxb |
| UH_TX_LEN   | D7h  | USB host transmission length register              | 0xxx xxxxb |
| UEP3_CTRL   | D6h  | Endpoint3 control register                         | 0000 0000b |
| UH_TX_CTRL  | D6h  | USB host transmit endpoint control register        | 0000 0000b |
| UEP2_T_LEN  | D5h  | Endpoint2 transmission length register             | 0000 0000b |
| UH_EP_PID   | D5h  | USB host token set register                        | 0000 0000b |
| UEP2_CTRL   | D4h  | Endpoint2 control register                         | 0000 0000b |
| UH_RX_CTRL  | D4h  | USB host receive endpoint control register         | 0000 0000b |
| UEP1_T_LEN  | D3h  | Endpoint1 transmission length register             | 0xxx xxxxb |
| UEP1_CTRL   | D2h  | Endpoint1 control register                         | 0000 0000b |
| UH_SETUP    | D2h  | USB host auxiliary set register                    | 0000 0000b |
| UDEV_CTRL   | D1h  | USB device port control register                   | 00xx 0000b |
| UHOST_CTRL  | D1h  | USB host port control register                     | 00xx 0000b |
| USB_C_CTRL  | 91h  | USB type-C configuration channel control           | 0000 0000b |

|  |  |          | 1 |
|--|--|----------|---|
|  |  | ragistar | 1 |
|  |  | register | 1 |
|  |  |          |   |

## 5.3 General-purpose 8051 registers

Table 5.3.1 List of general-purpose 8051 registers

| Name       | Address | Description  | Reset<br>value |
|------------|---------|--|----------------|
| A_INV      | FDh     | Inverted value of accumulator high bit and low bit | 00h            |
| В          | F0h     | B register   | 00h            |
| A, ACC     | E0h     | Accumulator  | 00h            |
| PSW        | D0h     | Program status word register                       | 00h            |
|            |         | Global configuration register (CH549 Bootloader)   | E0h            |
| CLODAL CEC | B1h     | Global configuration register (CH549 application)  | C0h            |
| GLOBAL_CFG |         | Global configuration register (CH548 Bootloader)   | A0h            |
|            |         | Global configuration register (CH548 application)  | 80h            |
| CHID ID    | Alh     | CH549 ID number (read only)                        | 49h            |
| CHIP_ID    |         | CH548 ID number (read only)                        | 48h            |
| SAFE_MOD   | A1h     | Safe mode control register (write only)            | 00h            |
| PCON       | 87h     | Power control register (in power on reset status)  | 10h            |
| DPH        | 83h     | Data address pointer high 8 bits                   | 00h            |
| DPL        | 82h     | Data address pointer low 8 bits                    | 00h            |
| DPTR       | 82h     | 16-bit SFR consists of DPL and DPH                 | 0000h          |
| SP         | 81h     | Stack pointer                                      | 07h            |

### B register (B):

| Bit   | Name | Access | Description  | Reset value |
|-------|------|--------|--|-------------|
| [7:0] | В    | RW     | Arithmetic operation register, mainly used for multiplication and division operations, accessed by bits. | 00h         |

### A accumulator (A, ACC):

| Bit   | Name  | Access | Description   | Reset value |
|-------|-------|--------|---|-------------|
| [7:0] | A/ACC | RW     | Arithmetic operation accumulator, accessed by bits. | 00h         |

## Program status word register (PSW):

| Bit | Name | Access | Description   | Reset value |
|-----|------|--------|---|-------------|
| 7   | СҮ   | RW     | Carry flag bit: used to record the carry or borrow of the highest bit when performing arithmetic operations and logical operations. In 8-bit addition operation, this bit is set if the highest bit is carried, otherwise it is cleared. In 8-bit subtraction operation, this bit is set if the highest bit is borrowed, otherwise it is cleared. Logical command can set and reset this bit. | 0           |

| 6 | AC  | RW | Auxiliary carry flag bit. In addition and subtraction operations, if there is a carry or borrow from the higher 4 bits to the lower 4 bits, then AC is set, otherwise it is reset.                       | 0 |
|---|-----|----|--|---|
| 5 | F0  | RW | General flag bit 0, accessed by bits. User-defined. Set and reset by software.   | 0 |
| 4 | RS1 | RW | Register bank selection high bit   | 0 |
| 3 | RS0 | RW | Register bank selection low bit  | 0 |
| 2 | OV  | RW | Overflow flag bit. In addition and subtraction operations, if the operation result exceeds 8-bit binary number, OV is set to 1 and the flag overflows, otherwise it is reset.                            | 0 |
| 1 | F1  | RW | General flag bit 1, accessed by bits. User-defined. Set and reset by software.   | 0 |
| 0 | P   | RO | Parity flag bit. This bit records the parity of '1' in accumulator A after the command is executed. If the number of '1' is an odd number, P is set. If the number of '1' is an even number, P is reset. | 0 |

The state of processor is stored in the program status word register (PSW), and PSW can be accessed by bits. The status word includes the carry flag bit, auxiliary carry flag bit for BCD code processing, parity flag bit, overflow flag bit, as well as RS0 and RS1 for working register bank selection. The area where the working register bank is located can be accessed directly or indirectly.

Table 5.3.2 RS1 and RS0 working register bank selection table

| RS1 | RS0 | Working register bank |
|-----|-----|-----------------------|
| 0   | 0   | Bank 0 (00h-07h)      |
| 0   | 1   | Bank 1 (08h-0Fh)      |
| 1   | 0   | Bank 2 (10h-17h)      |
| 1   | 1   | Bank 3 (18h-1Fh)      |

Table 5.3.3 Operations that affect flag bits (X means that the flag bit is related to the operation result)

| Operation | CY | OV | AC | Operation  | CY | OV | AC |
|-----------|----|----|----|------------|----|----|----|
| ADD       | X  | X  | X  | SETB C     | 1  |    |    |
| ADDC      | X  | X  | X  | CLR C      | 0  |    |    |
| SUBB      | X  | X  | X  | CPL C      | X  |    |    |
| MUL       | 0  | X  |    | MOV C, bit | X  |    |    |
| DIV       | 0  | X  |    | ANL C, bit | X  |    |    |
| DAA       | X  |    |    | ANL C,/bit | X  |    |    |
| RRC A     | X  |    |    | ORL C, bit | X  |    |    |
| RLC A     | X  |    |    | ORL C,/bit | X  |    |    |
| CJNE      | X  |    |    |            |    |    |    |

### Data address pointer (DPTR):

| Bit   | Name | Access | Description           | Reset value |
|-------|------|--------|-----------------------|-------------|
| [7:0] | DPL  | RW     | Data pointer low byte | 00h         |

| [7:0] DPH RW Data pointer high byte | 00h |
|-------------------------------------|-----|
|-------------------------------------|-----|

DPL and DPH constitute a 16-bit data pointer (DPTR), which is used to access xSFR, xBUS, xRAM data memory and program memory. The actual DPTR corresponds to 2 sets of physical 16-bit data pointers, DPTR0 and DPTR1, which are dynamically selected by DPS in XBUS AUX.

#### Stack pointer (SP):

| Bit   | Name | Access | Description  | Reset value |
|-------|------|--------|--|-------------|
| [7:0] | SP   | RW     | Stack pointer, mainly used for program calls and interrupt calls as well as data in and out of the stack | 07h         |

Specific function of stack: protect breakpoint and protect site, and carry out management on the principle of first-in last-out. During instack, SP pointer automatically adds 1, saving the data and breakpoint information. During outstack, SP pointer points to the data unit and automatically substracts 1. The initial value of SP is 07h after reset, and the corresponding default stack storage starts from 08h.

### 5.4 Special registers

Inverted value of accumulator high bit and low bit (A\_INV):

| Bit   | Name  | Access | Description   | Reset value |
|-------|-------|--------|---|-------------|
| [7:0] | A_INV | RO     | Inverted value of accumulator high bit and low bit, result of bit $0 \sim$ bit 7 in bitwise reverse order.  Bit 7 and bit $6 \sim$ bit 0 of A_INV correspond to bit 0 and bit $1 \sim$ bit 7 of ACC respectively. | 00h         |

### Global configuration register (GLOBAL\_CFG ), only can be written in safe mode:

| Bit   | Name       | Access   | Description   | Reset |
|-------|------------|--|---|-------|
|       |            |  | ı   | value |
| [7:6] | Reserved   | RO   | For CH549, it is the fixed value of 11                            | 11b   |
| [7:6] | Reserved   | RO   | For CH548, it is the fixed value of 10                            | 10b   |
|       |            |  | Boot loader state bit, used to distinguish ISP boot loader state  |       |
|       |            |  | or application state: set 1 during power on, cleared to 0         |       |
|       |            |  | during software reset.  |       |
| 5     | bBOOT_LOAD | RO   | For the chip with ISP boot loader, if this bit is 1, it has never | 1     |
|       |            |  | been reset by software and it is usually in ISP boot loader       |       |
|       |            | running after power on state. If this bit is 0, it has | running after power on state. If this bit is 0, it has been reset |       |
|       |            |  | by software, and it is usually in application state.              |       |
| 4     | LCW DECET  | RW   | Software reset control bit. If it is set to 1, software reset     | 0     |
| 4     | bSW_RESET  | KW   | occurs. Automatically reset by hardware.                          | U     |
|       |            |  | Flash-ROM write enable bit  |       |
| 3     | bCODE_WE   | RW   | Write protection if this bit is 0.                                | 0     |
|       |            |  | Flash-ROM can be written and erased if this bit is 1              |       |
|       |            |  | Flash-ROM DataFlash area write enable bit                         |       |
| 2     | bDATA_WE   | RW   | Write protection if this bit is 0.                                | 0     |
|       |            |  | DataFlash area can be written and erased if this bit is 1         |       |

| 1 | Reserved | RO |   | 0 |
|---|----------|----|---|---|
| 0 | bWDOG_EN | RW | Watchdog reset enable bit If this bit is 0, watchdog is only used as a timer. If this bit is 1, watchdog reset enabled when timing overflows. | 0 |

### Chip ID (CHIP\_ID):

| Bit   | Name    | Access | Description                                      | Reset value |
|-------|---------|--------|--|-------------|
| [7:0] | CHIP_ID | RO     | For CH549, always 49h, used to identify the chip | 49h         |
| [7:0] | CHIP_ID | RO     | For CH548, always 48h, used to identify the chip | 48h         |

Safe mode control register (SAFE\_MOD):

|   | Bit   | Name     | Access | Description                          | Reset<br>value |
|---|-------|----------|--------|--------------------------------------|----------------|
| I | [7:0] | SAFE_MOD | WO     | Used to enter or terminate safe mode | 00h            |

Some SFRs can only be written in safe mode, while they are always read-only in non-safe mode. Steps for entering safe mode:

- (1). Write 55h into this register.
- (2). And then write AAh into this register.
- (3). After that, they are in safe mode for about 13 to 23 system clock cycles, and one or more safe class SFR or ordinary SFR can be rewritten in such validity period.
- (4). Automatically terminate the safe mode after the expiration of the above validity period.
- (5). Alternatively, write any value to the register to prematurely terminate safe mode.

## 6. Register structure

### 6.1 Register space

CH549 addressing space is divided into program address space, internal data address space and external data address space, read only information and OTP data space.

Internal Data Address Space **FFH** SFR Upper 128 bytes internal RAM (indirect addressing by @R0/R1) (Direct addressing) 80H 7FH 03FH Lower 128 bytes internal RAM OTP data 020H (direct or indirect addressing) 00H 01FH Read Only information H000 Program Address Space External Data Address Space **FFFFH FFFFH** Configuration information **FFFEH** ROM CFG ADDR **FFFDH** Reserved area @xdata Boot Loader Code Flash BOOT LOAD ADDR F400H F3FFH Data Flash or Code Flash 0800H DATA FLASH ADDR 07FFH F000H 2KB on-chip expanded xRAM @xdata **EFFFH** (indirect addressing by MOVX) Application Code Flash 0000H H0000

Figure 6.1 Memory structure

### 6.2 Program address space

The program address space is 64KB in total, as shown in Figure 6.1, all of which is used for flash-ROM, including the Code Flash area to save the command code, the Data Flash area to save the nonvolatile data, and the Configuration Information area.

Data Flash (EEPROM) address ranges from F000h to F3FFH. It supports single byte read (8 bits), single byte write (8 bits), block write (1  $\sim$  64 bytes), block erase (64 bytes) operations. The data remains unchanged after power failure of chip, and it can also be used as Code Flash.

Code Flash includes the application code for the low address area and the boot loader code for the high address area, or these two areas and Data Flash may be combined to save a single application code.

For CH548, the application code area of Code Flash is only 32KB.

Configuration Information area has 16 bits of data, which is set by the programmer as required, refer to Table 6.2.

Table 6.2 flash-ROM Configuration Information description

| Bit     | Bit name      | Description  | Recommended |  |  |
|---------|---------------|--|-------------|--|--|
| address |               | 1  | value       |  |  |
|         |               | Code and data protection mode in flash-ROM:              |             |  |  |
| 15      | Code Protect  | 0: Read enabled.   | 0/1         |  |  |
| 13      | Code_Flotect  | 1: Disable the programmer to read, and keep the program  | 0/1         |  |  |
|         |               | secret.  |             |  |  |
|         |               | Enable BootLoader start mode:                            |             |  |  |
| 14      | No_Boot_Load  | 0: Start from the application from 0000h address;        | 1           |  |  |
|         |               | 1: Start from the boot loader from F400h address         |             |  |  |
|         |               | Extra delay reset during enable power on reset:          |             |  |  |
| 13      | En_Long_Reset | 0: Standard short reset;                                 | 0           |  |  |
|         |               | 1: Wide reset, with extra 44mS reset time added          |             |  |  |
|         |               | Enable P5.7 as manual reset input pin:                   |             |  |  |
| 12      | En_P5.7_RESET | 0: Disabled.   | 1           |  |  |
|         |               | 1: RST enabled.  |             |  |  |
| 11      |               | Reserved   | 0           |  |  |
| 10      |               | Reserved   | 0           |  |  |
| 9       | Must_1        | (Automatically set to 1 by the programmer as required)   | 1           |  |  |
| 8       | Must_0        | (Automatically set to 0 by the programmer as required)   | 0           |  |  |
| [7.2]   | A 11 O        | (Automatically set to 00000b by the programmer as        | 000001-     |  |  |
| [7:3]   | All_0         | required)  | 00000Ь      |  |  |
|         |               | Select the threshold voltage of power supply low voltage |             |  |  |
| FO 63   |               | detection reset (LVR) module (error 4%):                 |             |  |  |
|         | LV_RST_VOL    | 000/001: Select 2.4V. 010: Select 2.7V.                  | 0001-       |  |  |
| [2:0]   | (Vpot)        | 011: Select 3.0V. 100: Select 3.6V.                      | 000b        |  |  |
|         |               | 101: Select 4.0V. 110: Select 4.3V.                      |             |  |  |
|         |               | 111: Select 4.6V.  |             |  |  |

### 6.3 Data address space

The internal data address space, with 256 bytes in total, as shown in Figure 6.1, has been all used for SFR and iRAM, in which iRAM is used for stack and fast temporary data storage, and can be subdivided into the working registers R0-R7, bit variable bdata, byte variable data and idata, etc.

External data storage space is 64KB in total, as shown in Figure 6.1. Except that part of it is used for 2 KB on-chip expanded xRAM, the remaining 0800h to FFFFh addresses are reserved.

Read-only information area and OTP data area each has 32 bytes, as shown in Figure 6.1, and needs to be accessed through a dedicated operation.

### 6.4 flash-ROM registers

Table 6.4 flash-ROM Operation Register List

| Name        | Address | Description  | Reset<br>value |
|-------------|---------|--|----------------|
| ROM_DATA_HH | 8Fh     | High byte of flash-ROM data register high word (read only) | xxh            |

| ROM_DATA_HL | 8Eh | Low byte of flash-ROM data register high word (read only)  | xxh   |
|-------------|-----|--|-------|
| ROM_DATA_HI | 8Eh | 16-bit SFR consists of ROM_DATA_HL and ROM_DATA_HH         | xxxxh |
| ROM_BUF_MOD | 8Fh | Buffer mode register for flash-ROM erase/program operation | xxh   |
| ROM_DAT_BUF | 8Eh | Data butter register for flash-ROM erase/program operation | xxh   |
| ROM_STATUS  | 86h | flash-ROM status register (read only)                      | 00h   |
| ROM_CTRL    | 86h | flash-ROM control register (write only)                    | 00h   |
| ROM_ADDR_H  | 85h | flash-ROM address register high byte                       | xxh   |
| ROM_ADDR_L  | 84h | flash-ROM address register low byte                        | xxh   |
| ROM_ADDR    | 84h | 16-bit SFR consists of ROM_ADDR_L and ROM_ADDR_H           | xxxxh |
| ROM_DATA_LH | 85h | High byte of flash-ROM data register low word (read only)  | xxh   |
| ROM_DATA_LL | 84h | Low byte of flash-ROM data register low word (read only)   | xxh   |
| ROM_DATA_LO | 84h | 16-bit SFR consists of ROM_DATA_LL and ROM_DATA_LH         | xxxxh |

## flash-ROM address register (ROM\_ADDR):

| Bit   | Name       | Access | Description                 | Reset value |
|-------|------------|--------|-----------------------------|-------------|
| [7:0] | ROM_ADDR_H | RW     | flash-ROM address high byte | xxh         |
| [7:0] | ROM_ADDR_L | RW     | flash-ROM address low byte  | xxh         |

## flash-ROM data register (ROM\_DATA\_HI, ROM\_DATA\_LO):

| Bit   | Name        | Access | Description  | Reset value |
|-------|-------------|--------|--|-------------|
| [7:0] | ROM_DATA_HH | RO     | High byte of flash-ROM data register high word (16 bits) | xxh         |
| [7:0] | ROM_DATA_HL | RO     | Low byte of flash-ROM data register high word (16 bits)  | xxh         |
| [7:0] | ROM_DATA_LH | RO     | High byte of flash-ROM data register low word (16 bits)  | xxh         |
| [7:0] | ROM_DATA_LL | RO     | Low byte of flash-ROM data register low word (16 bits)   | xxh         |

## Buffer mode register for flash-ROM erase/program operation (ROM\_BUF\_MOD):

| Bit | Name          | Access | Description   | Reset value |
|-----|---------------|--------|---|-------------|
| 7   | bROM_BUF_BYTE | RW     | Buffer mode for flash-ROM erase/program operation: 0: Select the data block programming mode, and the data to be written is stored in xRAM pointed to by DPTR. During programming, CH549 will automatically fetch data from xRAM in sequence and temporarily store it in ROM_DAT_BUF and then write | x           |

|       |               |    | into flash-ROM; support 1-byte to 64-byte data length, and the actual length  =MASK_ROM_ADR_END-ROM_ADDR_L[5:0]+1;  1: Select single-byte programming or 64-byte block erase mode, and the data to be written is directly stored in ROM_DAT_BUF                      |     |
|-------|---------------|----|--|-----|
| 6     | Reserved      | RW | Reserved   | X   |
| [5:0] | MASK_ROM_ADDR | RW | In flash-ROM data block programming mode, these bits are the lower 6 bits of the end address of the flash-ROM block programming operation (including such address).  Reserved in flash-ROM single byte programming or 64-byte erase mode, and recommended to be 00h. | xxh |

Data buffer register for flash-ROM erase/program operation (ROM\_DAT\_BUF):

| Bit   | Name        | Access | Description  | Reset value |
|-------|-------------|--------|--|-------------|
| [7:0] | ROM_DAT_BUF | RW     | Data butter register for flash-ROM erase/program operation | xxh         |

### flash-ROM control register (ROM\_CTRL):

| Bit   | Name     | Access | Description                | Reset<br>value |
|-------|----------|--------|----------------------------|----------------|
| [7:0] | ROM_CTRL | WO     | flash-ROM control register | 00h            |

### flash-ROM status register (ROM\_STATUS):

| Bit   | Name         | Access | Description  | Reset value |
|-------|--------------|--------|--|-------------|
| 7     | Reserved     | RO     | Reserved   | 1           |
| 6     | bROM_ADDR_OK | RO     | flash-ROM operation address OK status bit: 0: Invalid; 1: Valid  | 0           |
| [5:2] | Reserved     | RO     | Reserved   | 0000b       |
| 1     | bROM_CMD_ERR | RO     | flash-ROM operation command error status bit: 0: The command is valid. 1: Unknown command, or overtime | 0           |
| 0     | Reserved     | RO     | Reserved   | 0           |

### 6.5 flash-ROM operation steps

- 1. Erase the flash-ROM, and change all data bits in the target block to 0:
  - (1). Enable safe mode: SAFE MOD = 55h; SAFE MOD = 0AAh.
  - (2). Set GLOBAL\_CFG to enable write (bCODE\_WE corresponds to code, and bDATA\_WE to data).
  - (3). Set ROM\_ADDR to write a 16-bit target address, actually only the higher 10 bits are valid.

- (4). Set ROM BUF MOD to 80h, to select 64-byte block erase mode.
- (5). Optional, set ROM DAT BUF to 00h.
- (6). Set ROM\_CTRL to 0A6h, to execute block erase operation and the program is automatically suspended during operation.
- (7). After the operation is completed, the program resumes running. Read ROM\_STATUS to check the status of the operation. If more than one block needs to be erased, repeat steps (3)-(6) and (7). The sequence of step (3), (4), and (5) can be exchanged.
- (8). Re-enter the safe mode: SAFE MOD = 55h; SAFE MOD = 0AAh.
- (9). Set GLOBAL\_CFG to start write protection (bCODE\_WE=0, bDATA\_WE=0).
- 2. Write flash-ROM in single byte, change some data bits in the target byte from 0 to 1 (the bit data cannot be changed from 1 to 0):
  - (1). Enable safe mode: SAFE MOD = 55h; SAFE MOD = 0AAh.
  - (2). Set GLOBAL\_CFG to enable write (bCODE\_WE corresponds to code, and bDATA\_WE to data).
  - (3). Set ROM ADDR to write a 16-bit target address.
  - (4). Set ROM\_BUF\_MOD to 80h, to select byte programming mode.
  - (5). Set ROM DAT BUF to the byte data to be written.
  - (6). Set ROM\_CTRL to 09Ah, to execute write operation, and the program is automatically suspended during operation.
  - (7). After the operation is completed, the program resumes running. Read ROM\_STATUS to check the status of the operation. If more than one block data needs to be written, repeat steps (3)-(6) and (7). The sequence of step (3), (4), and (5) can be exchanged.
  - (8). Re-enter the safe mode: SAFE MOD = 55h; SAFE MOD = 0AAh.
  - (9). Set GLOBAL CFG to start write protection (bCODE WE=0, bDATA WE=0).
- 3. Block write flash-ROM, change some data bits in multiple target bytes from 0 to 1 (the bit data cannot be changed from 1 to 0):
  - (1). Enable safe mode: SAFE MOD = 55h; SAFE MOD = 0AAh.
  - (2). Set GLOBAL CFG to enable write (bCODE WE corresponds to code, and bDATA WE to data).
  - (3). Set ROM ADDR to write a 16-bit start target address, for example, 1357h.
  - (4). Set ROM\_BUF\_MOD to the lower 6 bits of the end target address (including), and such end address should be greater than or equal to the ROM\_ADDR\_L[5:0] start target address, select the data block programming mode, for example, if the end address is 1364h, the ROM\_BUF\_MOD should be set to 24h (64H &3Fh), and the calculated number of bytes of the data block =0Dh.
  - (5). In the xRAM, allocate a buffer area based on the alignment in 64 bytes, for example 0580h~05BFh, specify the offset address in such buffer area with the lower 6 bits of the starting target address, obtain the xRAM buffer starting address of this data block programming operation, store the data block to be written from the xRAM buffer starting address, and set the xRAM buffer starting address into DPTR, e.g. DPTR=0580h+(57h&3Fh)=0597h, actually only the xRAM of 0597h ~ 05A4h address is used in this programming operation.
  - (6). Set ROM\_CTRL to 09Ah, to execute write operation, and the program is automatically suspended during operation.
  - (7). After the operation is completed, the program resumes running. Read ROM\_STATUS to check the status of the operation. If more than one block data needs to be written, repeat steps (3)-(6) and (7). The sequence of step (3), (4), and (5) can be exchanged.
  - (8). Re-enter the safe mode: SAFE\_MOD = 55h; SAFE\_MOD = 0AAh.

(9). Set GLOBAL CFG to start write protection (bCODE WE=0, bDATA WE=0).

#### 4. Read flash-ROM:

Directly use MOVC command, or read the code or data of the target address through the pointer to the program address space.

- 5. Write to OTP data area in single byte, change some data bits in the target byte from 0 to 1 (the bit data cannot be changed from 1 to 0):
  - (1). Enable safe mode: SAFE MOD = 55h; SAFE MOD = 0AAh.
  - (2). Set GLOBAL\_CFG to enable write (bDATA\_WE).
  - (3). Set ROM\_ADDR to write a target address (20h-3Fh), actually only the higher 4 bits in the lower 6 bits are valid.
  - (4). Set ROM BUF MOD to 80h, to select byte programming mode;
  - (5). Set ROM\_DAT\_BUF to the byte data to be written;
  - (6). Set ROM\_CTRL to 099h, to execute write operation, and the program is automatically suspended during operation;
  - (7). After the operation is completed, the program resumes running. Read ROM\_STATUS to check the status of the operation. If more than one block data needs to be written, repeat steps (3)-(6) and (7). The sequence of step (3), (4), and (5) can be exchanged;
  - (8). Re-enter the safe mode: SAFE\_MOD = 55h; SAFE\_MOD = 0AAh.
  - (9). Set GLOBAL CFG to start write protection (bCODE WE=0, bDATA WE=0).
- 6. Read the ReadOnly information area or OTP data area in 4 bytes:
  - (1). Set ROM\_ADDR, to write the target address based on the alignment in 4 bytes (00h-3Fh), actually only the lower 6 bits are valid.
  - (2). Set ROM\_CTRL to 08Dh, to execute read operation, and the program is automatically suspended during operation.
  - (3). After the operation is completed, the program resumes running. Read ROM\_STATUS to check the status of the operation.
  - (4). Obtain 4-byte data from ROM DATA HI and ROM DATA LO in flash-ROM data register.
- 7. Notes: it is recommended that flash-ROM/EEPROM is erased/programmed only at the ambient temperature of -20°C ~ 85°C. If the erase/program operation is performed beyond the above temperature range, it is normal usually, but there may be the possibility of reducing data retention ability TDR and reducing the number of erase/program operations or even affecting the accuracy of data.

#### 6.6 On-board program and ISP download

When Code\_Protect=0, the codes and data in CH549 flash-ROM can be read and written by an external programmer through the synchronous serial interface. When Code\_Protect=1, the codes and data in the flash-ROM are protected and cannot be read out, but can be erased, and the code protection is removed when the code is erased and powered on again.

When the CH549 is preset with BootLoader program, it supports various ISP downloading types such as USB or UART to load the applications. But in the absence of a boot loader program, the boot loader program or application can only be written to CH549 by an external dedicated programmer. To support on-board programming, 4 connection pins between the CH549 and the programmer should be reserved in

the circuit. The necessary connection pins are P1.4, P1.6 and P1.7.

Table 6.6.1 Connection pins to the programmer

| Pin  | GPIO | Pin description  |
|------|------|--|
| RST  | P5.7 | Reset control pin in programming state (optional). It is allowed to be programmed when at high level.              |
| SCS  | P1.4 | Chip select input pin in programming state (necessary). It is at high level by default, while active at low level. |
| SCK  | P1.7 | Clock input pin in programming state (necessary)   |
| MISO | P1.6 | Data output pin in programming state (necessary)   |

### 6.7 Unique ID

Each MCU has a unique ID number when it is delivered from the factory, namely the chip identification number. This ID data and its checksum has 8 bytes in total, stored in the read-only information area at 10h offset address, please refer to the C Program Language routines for specific operations.

Table 6.7.1 Chip ID address table

| Offset address | ID data description  |
|----------------|--|
| 101, 111,      | ID first word data, correspond to the lowest byte and the second low     |
| 10h, 11h       | byte of the ID number in order   |
| 121, 121,      | ID secondary word data, correspond to the second high byte and high      |
| 12h, 13h       | byte of the ID number in order   |
| 1.41, 1.51,    | ID last word data, correspond to the second highest byte and the highest |
| 14h, 15h       | byte of the 48-bit ID number in order                                    |
| 16h, 17h       | 16-bit cumulative sum of ID first word, secondary word, last word data,  |
|                | used for ID check  |

The ID number can be used with the downloading tools to encrypt the target program. For the general application, only the first 32 bits of the ID number are used.

#### 6.8 Calibration information of temperature sensor (TS)

The calibration information of the temperature sensor is located in the read-only information area at 0Ch offset address. For specific operation, please refer to C Program Language routines.

## 7. Power control, sleep and reset

#### 7.1 External power input

CH549 has a built-in 5V to 3.3V low dropout voltage regulator (LDO), and the generated 3.3V power supply is used in USB and other modules. CH549 supports external 5V or 3.3V or even 2.8V supply voltage input. Refer to the following table for the two supply voltage input modes.

| External supply voltage | VDD voltage: 2.8V to 5V external voltage | V33 voltage: 3.3V internal USB voltage (Notes: V33 is automatically shorted to VDD during sleep) |  |
|-------------------------|--|--|--|
| 3.3V or 2.8V            | Input external 3.3V voltage to I/O and   | Short connect VDD input as the internal  |  |
| including less          | voltage regulator,                       | USB power,   |  |
| than 3.6V               | Must be connected with a decoupling      | Must be connected with a decoupling  |  |

|                             | capacitor (not less than 0.1uF) to ground.  | capacitor (not less than 0.1uF) to ground.  |
|-----------------------------|---|---|
| 5V including more than 3.6V | Input external 5V voltage to I/O and voltage regulator,  Must be connected with a decoupling capacitor (not less than 0.1uF) to ground. | Internal voltage regulator 3.3V output And 3.3V internal USB power supply input, Must be connected with a decoupling capacitor (not less than 0.1uF) to ground. |

After power on or system reset, CH549 is in running state by default. On the premise that the performance meets the requirements, the power consumption can be reduced during operation by appropriately reducing the system clock frequency. When CH549 does not need to be run at all, PD in PCON can be set to enter the sleep state. In the sleep state, external wakeup can be implemented via USB, UART0, UART1, SPI0 and part of GPIO.

### 7.2 Power supply and sleep control registers

Table 7.2.1 Power supply and sleep control registers

|            |         | 11 7 1 2                                |                |
|------------|---------|---|----------------|
| Name       | Address | Description                             | Reset<br>value |
| WDOG_COUNT | FFh     | Watchdog count register                 | 00h            |
| RESET_KEEP | FEh     | Reset keep register                     | 00h            |
| POWER_CFG  | BAh     | Power management configuration register | 03h            |
| WAKE_CTRL  | A9h     | Wakeup control register                 | 00h            |
| PCON       | 87h     | Power control register                  | 10h            |

### Watchdog count register (WDOG COUNT):

| Bit   | Name       | Access | Description  | Reset value |
|-------|------------|--------|--|-------------|
| [7:0] | WDOG_COUNT | RW     | Current count of watchdog. It overflows when the count is full from 0FFh to 00h, and the bWDOG_IF_TO interrupt flag is automatically set to 1 during overflow. | 00h         |

### Reset keep register (RESET KEEP):

| Bit   | Name       | Access | Description   | Reset value |
|-------|------------|--------|---|-------------|
| [7:0] | RESET_KEEP | RW     | Reset keep register. The value can be modified manually and will not be affected by any other reset except for power on reset | 00h         |

### Power management configuration register (POWER\_CFG), only can be written in safe mode:

| Bit | Name             | Access | Description  |   |
|-----|------------------|--------|--|---|
| 7   | bPWR_DN_MOD<br>E | RW     | Select sleep power down mode:  0: Select the power-down/deep-sleep mode. It can save more power but wake up slowly.  1: Select Standby/normal Sleep mode. It can wake up | 0 |

|       |                    |    | quickly.  |      |  |  |  |
|-------|--------------------|----|---|------|--|--|--|
| 6     | bUSB PU RES        | RW | Select the resistance value of the USB pull-up resistor: 0: $1.5K\Omega$ , used when V33 is $3.3V$ .  |      |  |  |  |
|       | UUSB_FU_RES        | KW | 1: $7K\Omega$ , used when V33 is 5V   | 0    |  |  |  |
| 5     | bLV_RST_OFF        | RW | Low voltage reset detection module OFF control  0: Supply voltage detection ON, and reset signal is generated when at low voltage.  | 0    |  |  |  |
|       |                    |    | 1: Low voltage detection OFF.   |      |  |  |  |
| 4     | bLDO_3V3_OFF       | RW | LDO OFF control (auto OFF during sleep): 0: 3.3V voltage is generated by VDD for USB and other modules. 1: LDO OFF, and V33 is internally shorted to VDD.   | 0    |  |  |  |
| 3     | bLDO_CORE_VO<br>L  | RW | Core voltage mode:  0: Normal voltage mode.  1: Boost voltage mode, which has better performance and support higher clock frequency   | 0    |  |  |  |
| [2:0] | MASK_ULLDO_<br>VOL | RW | Data retention supply voltage down/deep sleep mode:         sleep mode:           000: 2.0V.         001: 1.9V.         010: 1.8V.           011: 1.7V.         100: 1.6V.         101: 1.5V.           110: 1.4V.         111: 1.3V. | 011b |  |  |  |

## Wakeup control register (WAKE\_CTRL), only can be written in safe mode:

| Bit | Name            | Access | Description  |   |  |  |  |
|-----|-----------------|--------|--|---|--|--|--|
| 7   | bWAK_BY_USB     | RW     | USB event wakeup enable Wakeup is disabled if the bit is 0.  | 0 |  |  |  |
| 6   | bWAK_RXD1_LO    | RW     | UART1 receive input low level wakeup enable Wakeup is disabled if the bit is 0. Select either RXD1 or RXD1_ based on bUART1_PIN_X=0/1          | 0 |  |  |  |
| 5   | bWAK_P1_5_LO    | RW     | P1.5 low level wakeup enable Wakeup is disabled if the bit is 0.   | 0 |  |  |  |
| 4   | bWAK_P1_4_LO    | RW     | P1.4 low level wakeup enable Wakeup is disabled if the bit is 0.   | 0 |  |  |  |
| 3   | bWAK_P0_3_LO    | RW     | P0.3 low level wakeup enable Wakeup is disabled if the bit is 0.   | 0 |  |  |  |
| 2   | bWAK_P57H_INT3L | RW     | P5.7 high level and INT3 low level wakeup enable Wakeup is disabled if the bit is 0.   | 0 |  |  |  |
| 1   | bWAK_INT0E_P33L | RW     | INT0 edge change and P3.3 low level wakeup enable Wakeup is disabled if the bit is 0. Select either INT0 or INT0_ pin based on bINT0_PIN_X=0/1 | 0 |  |  |  |
| 0   | bWAK_RXD0_LO    | RW     | UART0 receive input low level wakeup enable  | 0 |  |  |  |

| Wakeup | Vakeup is disabled if the bit is 0.     |       |  |  |  |  |  |  |
|--------|---|-------|--|--|--|--|--|--|
| Select | elect either RXD0 or RXD0_ pin based on |       |  |  |  |  |  |  |
| bUART  | 0_PIN_2                                 | X=0/1 |  |  |  |  |  |  |

Voltage comparator wakeup enable is controlled by bCMP\_EN. When bCMP\_EN is 1, it automatically wakes up if the comparator result changes.

#### Power control register (PCON):

| Bit | Name       | Access | Description  | Reset value |
|-----|------------|--------|--|-------------|
| 7   | SMOD       | RW     | When the UART0 baud rate is generated by timer 1, select the communication baud rate of UART0 mode1/2/3:  0-slow mode; 1-fast mode                                     | 0           |
| 6   | Reserved   | RO     | Reserved   | 0           |
| 5   | bRST_FLAG1 | RO     | Last reset flag high bit   | 0           |
| 4   | bRST_FLAG0 | RO     | Last reset flag low bit  | 1           |
| 3   | GF1        | RW     | General flag bit 1 User-defined. Reset and set by software.  | 0           |
| 2   | GF0        | RW     | General flag bit 0 User-defined. Reset and set by software.  | 0           |
| 1   | PD         | RW     | Sleep mode enable Sleep after set to 1. Automatically reset by hardware after wakeup.  It is strongly recommended to disable the global interrupt before sleep (EA=0). | 0           |
| 0   | Reserved   | RO     | Reserved   | 0           |

Table 7.2.2 Last reset flag description

| bRST_FLAG1 | bRST_FLAG0 | Reset flag description                                    |
|------------|------------|---|
| 0          | 0          | Software reset  |
| 0          | 0          | Source: bSW_RESET=1 and (bBOOT_LOAD=0 or bWDOG_EN=1)      |
| 0          | 1          | Power on reset or low voltage detection reset             |
| 0          | 1          | Source: voltage on VDD pin is lower than detection level. |
| 1          | 0          | Watchdog reset  |
| 1          | 0          | Source: bWDOG_EN=1 and watchdog timeout overflows.        |
| 1          | 1          | External pin manual reset                                 |
| 1          |            | Source: En_P5.7_RESET=1 and P5.7 input high level.        |

### 7.3 Reset control

CH549 has 5 reset sources: power on reset, power supply low voltage detection reset, external reset, software reset, and watchdog reset. The last three are thermal resets.

### 7.3.1 Power on reset and power supply low voltage reset

The power on reset (POR) is generated by the on-chip power on detection circuit. Automatically delay Tpor through hardware to keep reset. After the delay, the CH549 will run.

Low voltage reset (LVR) is generated by the on-chip voltage detection circuit. The LVR circuit continuously monitors the supply voltage of VDD pin. When it is lower than the detection level (Vpot), the low voltage reset is generated. Automatically delay Tpor through hardware to keep reset. After the delay, the CH549 will run.

Only power on reset and low voltage reset can enable CH549 to reload the configuration information and reset RESET KEEP, other thermal resets do not affect it.

#### 7.3.2 External reset

The external reset is generated by the high level applied to the RST pin. The reset process is triggered when En\_P5.7\_RESET is 1, and the high level duration on the RST pin is greater than Trst. When the external high level signal is canceled, the hardware will automatically delay Trdl to remain the reset state. After the delay, CH549 will be executed from address 0.

#### 7.3.3 Software reset

CH549 supports internal software reset, so that the CPU can be actively reset and re-run without external intervention. Set bSW\_RESET in the global configuration register (GLOBAL\_CFG) to 1 to reset the software, and automatically delay Trdl to remain the reset state. After the delay, CH549 executes from address 0, and the bSW\_RESET bit is reset automatically by hardware.

When bSW\_RESET is set to 1, if bBOOT\_LOAD=0 or bWDOG\_EN=1, then bRST\_FLAG1/0 after reset indicates a software reset. When bSW\_RESET is set to 1, if bBOOT\_LOAD=1 and bWDOG\_EN=0, then bRST\_FLAG1/0 remains the previous reset flag rather than generate a new one.

For a chip with ISP boot loader, after power on reset, the boot loader runs first, and program will reset the chip via software as needed to switch to the application state. Such software reset only cause bBOOT\_LOAD reset, and do not affect bRST\_FLAG1/0 state (due to bBOOT\_LOAD = 1 before reset), so when switching to the application state, bRST\_FLAG1/0 still indicates power on reset state.

### 7.3.4 Watchdog reset

Watchdog reset is generated when the watchdog timer overflows. The watchdog timer is an 8-bit counter, whose clock frequency of its counts is Fsys/131072, and the overflow signal is generated when the count reaches 0FFh to 00h.

The watchdog timer overflow signal triggers the interrupt flag (bWDOG\_IF\_TO) to 1, automatically reset when WDOG\_COUNT is reloaded or entering the corresponding interrupt service program.

Different timing cycles (Twdc) are achieved by writing different count initial values to WDOG\_COUNT. When system clock frequency is 12MHz, the watchdog timing cycle (Twdc) is about 2.8 s when 00h is written, and about 1.4 s when 80h is written.

If bWDOG\_EN=1 when watchdog timer overflows, watchdog reset is generated and automatically delay Trdl to keep reset. After the delay, CH549 executes from address 0.

When bWDOG\_EN=1, to avoid watchdog reset, WDOG\_COUNT must be reset timely to avoid its overflow.

## 8. System clock

### 8.1 Clock block diagram

Fpll **bOSC EN INT** USB clock divider Internal clock FpII / 2 = 48MHz**₽**0\_1 4xPLL multiplier 24MHz Fosc x 4 = 96MHzFosc System clock select External MASK\_SYS\_CK\_SEL Fsys **■** X0 crystal bOSC\_EN\_XT USB Divider PWM\_CK\_SE PWMX Divider bADC\_CLKO/1 ADC UART1/2/3 Divider SPIO\_CK\_SE SPI0 xRAM Dlvider Divided by Watch-DOG 131072 E8051 core TO/T1/T2/UARTO/GPI0 FlashROM/iRAM/SFR Fsys

Figure 8.1.1 Clock system and structure diagram

After the internal clock or external clock is alternatively selected as the original clock (Fosc), Fpll high frequency clock is generated after PLL multiplier, and finally the system clock (Fsys) and USB module clock (Fusb4x) are respectively obtained via the 2 groups of dividers. The system clock frequency is directly provided for each module of CH549.

### 8.2 Register description

Table 8.2.1 Clock control register

| Name      | Address | Description                         | Reset value |
|-----------|---------|-------------------------------------|-------------|
| CLOCK_CFG | B9h     | System clock configuration register | 83h         |

System clock configuration register (CLOCK\_CFG), only can be written in safe mode:

| Bit   | Name            | Access | Description  | Reset value |
|-------|-----------------|--------|--|-------------|
|       |                 |        | Internal clock oscillator enable                         | value       |
|       |                 |        | 1: Enable the internal clock oscillator and select the   |             |
| 7     | bosc en int     | RW     | internal clock.  | 1           |
|       |                 |        | 0: Disable the internal clock oscillator and select the  | _           |
|       |                 |        | external crystal oscillator to provide the clock.        |             |
|       |                 |        | External crystal oscillator enable                       |             |
|       | bOSC_EN_XT      | RW     | 1: The P4.6/XO pin is used as XI/XO and the oscillator   |             |
| 6     |                 |        | is enabled. A quartz crystal or ceramic oscillator needs | 0           |
|       |                 |        | to be externally connected between the XI and XO.        |             |
|       |                 |        | 0: Disable the external oscillator.                      |             |
|       |                 |        | Watch dog timer interrupt flag.                          |             |
|       |                 | RO     | 1: Interrupt triggered by the timer overflow signal.     |             |
| 5     | bWDOG IF TO     |        | 0: No interrupt.   | 0           |
| 3     |                 | RO     | This bit is automatically reset when the watchdog count  | U           |
|       |                 |        | register (WDOG_COUNT) is reloaded or after it enters     |             |
|       |                 |        | the corresponding interrupt service program.             |             |
| [4:3] | Reserved        | RO     | Reserved   | 00b         |
| [2:0] | MASK_SYS_CK_SEL | RW     | System clock select. Refer to the Table 8.2.2            | 011b        |

Table 8.2.2 System clock frequency selection

| MASK_SYS_CK_SEL | System clock<br>frequency (Fsys) | Relation with crystal frequency (Fxt) | Fsys when Fosc=24MHz |
|-----------------|----------------------------------|---------------------------------------|----------------------|
| 000b            | Fpll / 512                       | Fxt / 128                             | 187.5KHz             |
| 001b            | Fpll / 128                       | Fxt / 32                              | 750KHz               |
| 010b            | Fpll / 32                        | Fxt / 8                               | 3MHz                 |
| 011b            | Fpll / 8                         | Fxt/2                                 | 12MHz                |
| 100b            | Fpll / 6                         | Fxt / 1.5                             | 16MHz                |
| 101b            | Fpll / 4                         | Fxt / 1                               | 24MHz                |
| 110b            | Fpll / 3                         | Fxt / 0.75                            | 32MHz                |
| 111b            | Fpll / 2                         | Fxt / 0.5                             | 48MHz                |

### 8.3 Clock configuration

The internal clock is used by default after the CH549 is powered on, and the internal clock frequency is 24MHz. Select either an internal clock or an external crystal oscillator clock through CLOCK\_CFG. If the external crystal oscillator is disabled, the XI pins can be selected as P4.6 general-purpose I/O port. If an external crystal oscillator is used to provide the clock, the crystal should be cross connected between the XI and XO pins, and the oscillating capacitors should be connected to GND with the XI and XO pins respectively. If the clock signal is input directly from the outside, it should be input from the XI pin with the XO pin suspended.

PLL frequency: Fpll = Fosc \* 4

USB clock frequency: Fusb4x = Fpll / 2

The system clock frequency is obtained by Fpll division as shown in Table 8.2.2.

In default state after reset, Fosc=24MHz, Fpll=96MHz, Fusb4x=48MHz, and Fsys=12MHz.

Steps for switching to the external crystal oscillator to provide the clock are as follows:

- (1). Enter the safe mode: step one SAFE MOD = 55h; step two SAFE MOD = AAh.
- (2). Set bOSC\_EN\_XT in CLOCK\_CFG to 1 with "OR" operation, other bits remain unchanged, to enable crystal oscillator.
- (3). Delay several milliseconds, usually 5mS ~ 10mS, to wait for the crystal oscillator to work steadily.
- (4). Re-enter the safe mode: step one SAFE MOD = 55h; step two SAFE MOD = AAh.
- (5). Reset bOSC\_EN\_INT in CLOCK\_CFG to 0 with "AND" operation, other bits remain unchanged, to switch to external clock.
- (6). Terminate safe mode: write any value into SAFE\_MOD to prematurely terminate the safe mode.

Steps for modifying the system clock frequency are as follows:

- (1). Enter the safe mode: step one SAFE MOD = 55h; step two SAFE MOD = AAh.
- (2). Write new value to CLOCK CFG.
- (3). Terminate safe mode: write any value into SAFE MOD to prematurely terminate the safe mode.

#### Notes:

- (1). If the USB module is used, the Fusb4x must be 48MHz. In addition, when the full-speed USB is used, the Fsys is not less than 6 MHz. When the low speed USB is used, the Fsys is not less than 1.5 MHz.
- (2). A lower system clock frequency (Fsys) is preferred to be used to reduce the system dynamic power consumption and widen the operating temperature range.

## 9. Interrupt

CH549 supports 16 interrupt signal sources, including 6 interrupts (INT0, T0, INT1, T1, UART0 and T2) compatible with the standard MCS51, and 10 extended interrupts (SPI0, INT3, USB, ADC/UART2, UART1, PWMX/UART3, GPIO and WDOG). The GPIO interrupt can be selected from 7 I/O pins.

Interrupt service programs are advised to be as compact as possible, to avoid calling functions and subroutines as well as reading and writing xdata variables and code constants.

### 9.1 Register description

Table 9.1.1 Interrupt vector table

| Interment course | Entry   | Interrupt | Description          | Default priority |
|------------------|---------|-----------|----------------------|------------------|
| Interrupt source | address | No.       | Description          | sequence         |
| INT_NO_INT0      | 0x0003  | 0         | External interrupt 0 | High priority    |
| INT_NO_TMR0      | 0x000B  | 1         | Timer0 interrupt     | ↓                |
| INT_NO_INT1      | 0x0013  | 2         | External interrupt 1 | $\downarrow$     |
| INT_NO_TMR1      | 0x001B  | 3         | Timer1 interrupt     | $\downarrow$     |
| INT_NO_UART0     | 0x0023  | 4         | UART0 interrupt      | $\downarrow$     |
| INT_NO_TMR2      | 0x002B  | 5         | Timer2 interrupt     | $\downarrow$     |

| INT_NO_SPI0  | 0x0033              | 6  | SPI0 interrupt                 | <b>↓</b>     |
|--------------|---------------------|----|--------------------------------|--------------|
| INT_NO_INT3  | 0x003B              | 7  | External interrupt 3           | $\downarrow$ |
| INT_NO_USB   | 0x0043              | 8  | USB interrupt                  | $\downarrow$ |
| INT_NO_ADC   | 0x004B              | 9  | ADC interrupt (when bU2IE=0);  | $\downarrow$ |
| INT_NO_UART2 | 0X00 <del>4</del> D | 9  | UART2 interrupt (when bU2IE=1) | $\downarrow$ |
| INT_NO_UART1 | 0x0053              | 10 | UART1 interrupt                | $\downarrow$ |
| INT_NO_PWMX  | 0x005B              | 11 | PWMX interrupt (when bU3IE=0); | $\downarrow$ |
| INT_NO_UART3 | OXOOSB              | 11 | UART3 interrupt (when bU3IE=1) | <b>↓</b>     |
| INT_NO_GPIO  | 0x0063              | 12 | GPIO Interrupt                 | Low priority |
| INT_NO_WDOG  | 0x006B              | 13 | Watchdog timer interrupt       |              |

Table 9.1.2 Interrupt registers

| Name    | Address | Description                                | Reset value |
|---------|---------|--|-------------|
| IP_EX   | E9h     | Extend interrupt priority control register | 00h         |
| IE_EX   | E8h     | Extend interrupt enable register           | 00h         |
| GPIO_IE | CFh     | GPIO interrupt enable register             | 00h         |
| IP      | B8h     | Interrupt priority control register        | 00h         |
| INTX    | B3h     | Extend external interrupt control register | 00h         |
| IE      | A8h     | Interrupt enable register                  | 00h         |

Interrupt enable register (IE):

| Bit | Name  | Access | Description  | Reset value |
|-----|-------|--------|--|-------------|
| 7   | EA    | RW     | Global interrupt enable bit  1: Interrupt enabled when E_DIS is 0;  0: All interrupts requests are masked.   | 0           |
| 6   | E_DIS | RW     | Global interrupt disable bit  1: All interrupts requests are masked.  0: Interrupt enabled when EA is 1.  This bit is usually used to disable interrupt temporarily during flash-ROM operation | 0           |
| 5   | ET2   | RW     | Timer 2 interrupt enable bit 1: T2 interrupt enabled. 0: Interrupt request is masked.  | 0           |
| 4   | ES    | RW     | UART0 interrupt enable bit 1: UART0 interrupt enabled. 0: Interrupt request is masked.   | 0           |
| 3   | ET1   | RW     | Timer 1 interrupt enable bit 1: T1 interrupt enabled. 0: Interrupt request is masked.  | 0           |
| 2   | EX1   | RW     | External interrupt 1 enable bit 1: INT1 interrupt enabled. 0: Interrupt request is masked.   | 0           |
| 1   | ET0   | RW     | Timer 0 interrupt enable bit   | 0           |

|   |     |    | 1: T0 interrupt enabled.        |   |
|---|-----|----|---------------------------------|---|
|   |     |    | 0: Interrupt request is masked. |   |
|   |     |    | External interrupt 0 enable bit |   |
| 0 | EX0 | RW | 1: INT0 interrupt enabled.      | 0 |
|   |     |    | 0: Interrupt request is masked. |   |

## Extend interrupt enable register (IE\_EX):

| Bit | Name               | Access | Description   | Reset value |
|-----|--------------------|--------|---|-------------|
| 7   | IE_WDOG            | RW     | Watchdog timer interrupt enable bit 1: WDOG interrupt enabled. 0: Interrupt request is masked.  | 0           |
| 6   | IE_GPIO            | RW     | GPIO interrupt enable bit  1: Interrupt in GPIO_IE enabled.  0: All interrupts in GPIO_IE are masked.   | 0           |
| 5   | IE_PWMX IE_UART3   | RW     | PWMX interrupt enable bit when bU3IE=0  1: PWMX interrupt enabled. 0: PWMX interrupt disabled.  UART3 interrupt enable bit when bU3IE=1  1: UART3 interrupt enabled. 0: UART3 interrupt disabled. | 0           |
| 4   | IE_UART1           | RW     | UART1 interrupt enable bit 1: UART1 interrupt enabled. 0: Interrupt request is masked.  | 0           |
| 3   | IE_ADC<br>IE_UART2 | RW     | ADC interrupt enable bit when bU2IE=0  1: ADC interrupt enabled. 0: ADC interrupt disabled.  UART2 interrupt enable bit when bU2IE=1  1: UART2 interrupt enabled. 0: UART2 interrupt disabled.    | 0           |
| 2   | IE_USB             | RW     | USB interrupt enable bit 1: USB interrupt enabled. 0: Interrupt request is masked.  | 0           |
| 1   | IE_INT3            | RW     | External interrupt3 enable bit 1: INT3 interrupt enabled. 0: Interrupt request is masked.   | 0           |
| 0   | IE_SPI0            | RW     | SPI0 interrupt enable bit 1: SPI0 interrupt enabled. 0: Interrupt request is masked.  | 0           |

## GPIO interrupt enable register (GPIO\_IE):

| Bit | Name        | Access | Description  | Reset value |
|-----|-------------|--------|--|-------------|
| 7   | bIE_IO_EDGE | RW     | GPIO edge interrupt mode enable:  0: Level interrupt mode selected. If the GPIO pin inputs a valid level, bIO_INT_ACT is 1 and always requests interrupt. If GPIO inputs an invalid level, bIO_INT_ACT is 0 and the interrupt request is canceled. | 0           |

|   |               |      | 1: Edge interrupt mode selected. When GPIO pin inputs a     |   |
|---|---------------|------|---|---|
|   |               |      | valid edge, the bIO INT ACT interrupt flag is generated     |   |
|   |               |      | and an interrupt is requested. The interrupt flag cannot be |   |
|   |               |      | cleared by software and can only be cleared automatically   |   |
|   |               |      | when reset or in level interrupt mode or when it enters the |   |
|   |               |      | corresponding interrupt service program.                    |   |
|   |               |      | 1: UART1 receive pin interrupt enabled (active at low       |   |
|   |               |      | level in level mode, while active at falling edge in edge   |   |
| 6 | bIE RXD1 LO   | RW   | mode).  | 0 |
| 0 | oil_kxb1_lo   | IXVV | 0: UART1 receive pin interrupt disabled. Select either      | U |
|   |               |      | RXD1 or RXD1 based on bUART1 PIN X=0/1                      |   |
|   |               |      |   |   |
| 5 | 1 IE D1 5 1 0 | DW   | 1: P1.5 interrupt enabled (active at low level in level     | 0 |
| 5 | bIE_P1_5_LO   | RW   | mode, while active at falling edge in edge mode).           | 0 |
|   |               |      | 0: P1.5 interrupt disabled.                                 |   |
|   | 115 51 4 10   | DIII | 1: P1.4 interrupt enabled (active at low level in level     | 0 |
| 4 | bIE_P1_4_LO   | RW   | mode, while active at falling edge in edge mode).           | 0 |
|   |               |      | 0: P1.4 interrupt disabled.                                 |   |
|   |               |      | 1: P0.3 interrupt enabled (active at low level in level     |   |
| 3 | bIE_P0_3_LO   | RW   | mode, while active at falling edge in edge mode).           | 0 |
|   |               |      | 0: P0.3 interrupt disabled.                                 |   |
|   |               |      | 1: P5.7 interrupt enabled (active at low level in level     |   |
| 2 | bIE_P5_7_HI   | RW   | mode, while active at falling edge in edge mode).           | 0 |
|   |               |      | 0: P5.7 interrupt disabled.                                 |   |
|   |               |      | 1: P4.6 interrupt enabled (active at low level in level     |   |
| 1 | bIE_P4_6_LO   | RW   | mode, while active at falling edge in edge mode).           | 0 |
|   |               |      | 0: P4.6 interrupt disabled.                                 |   |
|   |               |      | 1: UART0 receive pin interrupt enabled (active at low       |   |
|   |               |      | level in level mode, while active at falling edge in edge   |   |
| 0 | bIE_RXD0_LO   | RW   | mode).  | 0 |
|   |               |      | 0: UART0 receive pin interrupt disabled. Select either      |   |
|   |               |      | RXD0 or RXD0_ pin based on bUART0_PIN_X=0/1                 |   |

## Extend external interrupt control register (INTX):

| Bit | Name     | Access | Description  | Reset value |
|-----|----------|--------|--|-------------|
| 7   | Reserved | RO     | Reserved   | 0           |
| 6   | Reserved | RO     | Reserved   | 0           |
| 5   | bIX3     | RW     | Input signal polarity of INT3  0: Select default polarity (low level or falling edge trigger).  1: Select reverse polarity (high level or rising edge trigger) | 0           |
| 4   | Reserved | RO     | Reserved   | 0           |
| 3   | bIE3     | RW     | INT3 interrupt request flag bit. Reset automatically after it enters interrupt   | 0           |
| 2   | bIT3     | RW     | Trigger mode control bit of INT3   | 0           |

|   |          |    | Select low or high level trigger for external interrupt.     Select falling or rising edge trigger for external interrupt. |   |
|---|----------|----|--|---|
| 1 | Reserved | RO | Reserved   | 0 |
| 0 | Reserved | RO | Reserved   | 0 |

Interrupt priority control register (IP):

| Bit | Name    | Access | Description   | Reset value |
|-----|---------|--------|---|-------------|
| 7   | PH_FLAG | RO     | Flag bit for high-priority interrupt in progress    | 0           |
| 6   | PL_FLAG | RO     | Flag bit for low-priority interrupt in progress     | 0           |
| 5   | PT2     | RW     | Timer2 interrupt priority control bit               | 0           |
| 4   | PS      | RW     | UART0 interrupt priority control bit                | 0           |
| 3   | PT1     | RW     | Timer1 interrupt priority control bit               | 0           |
| 2   | PX1     | RW     | External interrupt 1 interrupt priority control bit | 0           |
| 1   | PT0     | RW     | Timer0 interrupt priority control bit               | 0           |
| 0   | PX0     | RW     | External interrupt 0 interrupt priority control bit | 0           |

Extend interrupt priority control register (IP\_EX):

| Bit | Name                  | Access | Description   | Reset value |
|-----|-----------------------|--------|---|-------------|
| 7   | bip_level             | RO     | Current interrupt nesting level flag bit 0: No interrupt, or 2-level nested interrupt. 1: Current 1-level nested interrupt. | 0           |
| 6   | bIP_GPIO              | RW     | GPIO interrupt priority control bit   | 0           |
| 5   | bIP_PWMX<br>bIP_UART3 | RW     | PWMX interrupt priority control bit when bU3IE=0. UART3 interrupt priority control bit when bU3IE=1                         | 0           |
| 4   | bIP_UART1             | RW     | UART1 interrupt priority control bit  | 0           |
| 3   | bIP_ADC<br>bIP_UART2  | RW     | ADC interrupt priority control bit when bU2IE=0.  UART2 interrupt priority control bit when bU2IE=1.                        | 0           |
| 2   | bIP_USB               | RW     | USB interrupt priority control bit  | 0           |
| 1   | bIP_INT3              | RW     | External interrupt 3 interrupt priority control bit   | 0           |
| 0   | bIP_SPI0              | RW     | SPI0 interrupt priority control bit   | 0           |

IP and IP\_EX registers are used to set the interrupt priority. If a bit is set to 1, then the corresponding interrupt source is set to high-priority. If a bit is reset, then the corresponding interrupt source is set to low-priority. For the interrupt sources at the same level, the system has a priority sequence by default, as shown in Table 9.1.1. The combination of PH\_FLAG and PL\_FLAG represents the priority of interrupts.

Table 9.1.3 Current interrupt priority state

| PH_FLAG | PL_FLAG | Interrupt priority state at present            |
|---------|---------|--|
| 0       | 0       | No interrupt at present                        |
| 0       | 1       | Low-priority interrupt is executed at present  |
| 1       | 0       | High-priority interrupt is executed at present |
| 1       | 1       | Unexpected state, unknown error                |

# 10. I/O ports

#### 10.1 GPIO introduction

CH549 provides up to 44 I/O pins, some of which have alternate functions. Among them, the inputs and outputs of P0~P4 ports can be accessed by bits.

If the pin is not configured with alternate functions, it is a general-purpose I/O pin by default. When used as general-purpose digital I/O ports, all of them have a real "read-modify-write" function that allows SETB, CLR and other bit operation commands to independently change the direction and port level of a pin.

### 10.2 GPIO register

All registers and bits in this section are represented in a generic format: a lowercase "n" represents the serial number of the ports (n=0, 1, 2, 3, 4)), and a lowercase "x" represents the serial number of the bits (x=0, 1, 2, 3, 4, 5, 6, 7).

Table 10.2.1 GPIO registers

| Name      | Address | Description   | Reset<br>value |
|-----------|---------|---|----------------|
| P0        | 80h     | Port0 input/output register                         | FFh            |
| P0_DIR_PU | C5h     | Port0 direction control and pull-up enable register | FFh            |
| P0_MOD_OC | C4h     | Port0 output mode register                          | FFh            |
| P1        | 90h     | Port1 input/output register                         | FFh            |
| P1_DIR_PU | 93h     | Port1 direction control and pull-up enable register | FFh            |
| P1_MOD_OC | 92h     | Port1 output mode register                          | FFh            |
| P2        | A0h     | Port2 input/output register                         | FFh            |
| P2_DIR_PU | 95h     | Port2 direction control and pull-up enable register | FFh            |
| P2_MOD_OC | 94h     | Port2 output mode register                          | FFh            |
| Р3        | B0h     | Port3 input/output register                         | FFh            |
| P3_DIR_PU | 97h     | Port3 direction control and pull-up enable register | FFh            |
| P3_MOD_OC | 96h     | Port3 output mode register                          | FFh            |
| P4        | C0h     | Port4 input/output register                         | FFh            |
| P4_DIR_PU | C3h     | Port4 direction control and pull-up enable register | FFh            |
| P4_MOD_OC | C2h     | Port4 output mode register                          | FFh            |
| P5        | ABh     | Port5 input/output register                         | 20h            |
| PIN_FUNC  | AAh     | Pin function select register                        | 00h            |
| XBUS_AUX  | A2h     | Bus auxiliary set register                          | 00h            |

Pn port input and output register (Pn):

| Bit   | Name      | Access | Description  | Reset value |
|-------|-----------|--------|--|-------------|
| [7:0] | Pn.0~Pn.7 | RW     | Pn.x pin state input and data output bits, accessed by bits.  Note: P4.7 is the internal bit, must be set to 1 for write operation, and is meaningless for read operation. | FFh         |

Pn port output mode register (Pn MOD OC):

| Bit   | Name      | Access | Description  | Reset value |
|-------|-----------|--------|--|-------------|
| [7:0] | Pn_MOD_OC | RW     | Pn.x pin output mode set:  0: Push-pull output.  1: Open-drain output. | FFh         |

Pn port direction control and pull-up enable register (Pn\_DIR\_PU):

| Bit   | Name      | Access | Description  | Reset value |
|-------|-----------|--------|--|-------------|
|       |           |        | Pn.x pin direction control in push-pull output mode:   | FFh         |
|       | Pn_DIR_PU | RW     | 0: Input. 1: Output.                                   |             |
| [7.0] |           |        | Pn.x pin pull-up resistor enable control in open-drain |             |
| [7:0] |           |        | output mode:   |             |
|       |           |        | 0: Pull-up resistor disabled.                          |             |
|       |           |        | 1: Pull-up resistor enabled.                           |             |

Relevant configuration of Pn port is implemented by the combination of  $Pn\_MOD\_OC[x]$  and  $Pn\_DIR\_PU[x]$  as follows.

Table 10.2.2 Combination of port configuration registers

| Pn_MOD_OC | Pn_DIR_PU | Working mode description   |  |
|-----------|-----------|--|--|
| 0         | 0         | High impedance input mode, pin has no pull-up resistor   |  |
| 0         | 1         | Push-pull output mode, has symmetrical drive capability which can output or absorb large current   |  |
| 1         | 0         | Open-drain output, support high impedance input, pin has no pull-up resistor   |  |
| 1         | 1         | Quasi-bidirectional mode (standard 8051), open-drain output, support input, pin has pull-up resistor, when the output is changed from low level to high level, it will automatically drive the high level of 2 clock cycles to accelerate the conversion |  |

The P1~P4 ports support pure input, push-pull output and quasi-bidirectional modes, etc.. Each pin has a freely controlled internal pull-up resistor, and a protective diode connected to VDD and GND.

Figure 10.2.1 shows the schematic diagram of the P0.x pin of P0 port and the P1.x pin of P1 port. If AIN, ADC\_PIN and ADC\_CHAN are removed, it can be applied to P2, P3 and P4 ports.




Figure 10.2.1 I/O pin schematic diagram

P5 port input/output register (P5):

| Bit | Name     | Access | Description  | Reset |
|-----|----------|--------|--|-------|
| Dit | Name     | Access | Description  | value |
| 7   | P5.7     | RO     | P5.7 pin state input bit   | 0     |
| 6   | Reserved | RO     | Reserved   | 0     |
|     |          |        | P5.5 pin data output bit (open-drain output, support high          |       |
| 5   | P5.5     | RW     | voltage):  | 1     |
|     | 1 3.3    | KW     | 0: Output low level.   |       |
|     |          |        | 1: No output (high impedance, support external pull-up resistor)   |       |
| 4   | P5.4     | RW     | P5.4 pin data output bit:  | 0     |
| 4   | 1 3.4    |        | 0: Output low level. 1: Output high level.                         | U     |
| 3   | Reserved | RO     | Reserved   | 0     |
| 2   | Reserved | RO     | Reserved   | 0     |
| 1   | P5.1     | RO     | P5.1 pin state input bit, built-in controllable pull-down resistor | 0     |
| 0   | P5.0     | RO     | P5.0 pin state input bit, built-in controllable pull-down resistor | 0     |

## 10.3 GPIO alternate functions and map

Some I/O pins of CH549 have alternate functions. After power on, they are all general-purpose I/O pins by default. After different functional modules are enabled, the corresponding pins are configured as corresponding functional pins of each functional module.

Pin function select register (PIN\_FUNC):

| Bit | Name        | Access | Description                                   | Reset value |
|-----|-------------|--------|---|-------------|
| 7   | bPWM0_PIN_X | RW     | PWM0 pin mapping enable bit 0: P2.5. 1: P1.5. | 0           |

|   |              | no.  | GPIO interrupt request activation status:  When bIE_IO_EDGE=0:  1: GPIO inputs valid level and interrupts the request.  0: Input level invalid.  When bIE_IO_EDGE=1, the bit is used as the edge | 0 |
|---|--------------|------|--|---|
| 6 | bIO_INT_ACT  | RO   | interrupt flag: 1: Effective edge is detected and the bit cannot be cleared by software and can only be cleared automatically in reset or level interrupt mode or when                           | 0 |
|   |              |      | entering the corresponding interrupt service program   |   |
|   |              |      | UART1 pin mapping enable bit   |   |
| 5 | bUART1_PIN_X | RW   | 0: P2.6/P2.7 for RXD1/TXD1.  | 0 |
|   |              |      | 1: P1.6/P1.7 for RXD1/TXD1.  |   |
|   |              |      | UART0 pin mapping enable bit   |   |
| 4 | bUART0_PIN_X | RW   | 0: P3.0/P3.1 for RXD0/TXD0.  | 0 |
|   |              |      | 1: P0.2/P0.3 for RXD0/TXD0.  |   |
| 3 | Reserved     | RO   | Reserved   | 0 |
| 2 | bINT0_PIN_X  | RW   | INT0 pin mapping enable bit 0: P3.2. 1: P2.2.  | 0 |
| 1 | bT2EX PIN X  | RW   | T2EX/CAP2 pin mapping enable bit   | 0 |
| 1 | O12LA_III\_A | IXVV | 0: P1.1. 1: P2.5.  | U |
| 0 | LTO DINI W   | DW   | T2/CAP1 pin mapping enable bit   | 0 |
| U | bT2_PIN_X    | RW   | 0: P1.0. 1: P2.4   | U |

Table 10.3.1 GPIO alternate functions

| GPIO  | Other functions: priority sequence from left to right |
|-------|---|
| P0[0] | AIN8, P0.0  |
| P0[1] | AIN9, P0.1  |
| P0[2] | RXD_/bRXD_, AIN10, P0.2                               |
| P0[3] | TXD_/bTXD_, AIN11, P0.3                               |
| P0[4] | RXD2/bRXD2, AIN12, P0.4                               |
| P0[5] | TXD2/bTXD2, AIN13, P0.5                               |
| P0[6] | RXD3/bRXD3, AIN14, P0.6                               |
| P0[7] | TXD3/bTXD3, AIN15, P0.7                               |
| P1[0] | T2/bT2, CAP1/bCAP1, AIN0, P1.0                        |
| P1[1] | T2EX/bT2EX, CAP2/bCAP2, AIN1, P1.1                    |
| P1[2] | AIN2, P1.2  |
| P1[3] | AIN3, P1.3  |
| P1[4] | SCS/bSCS, UCC1/bUCC1, AIN4, P1.4                      |
| P1[5] | MOSI/bMOSI, PWM0_/bPWM0_, UCC2/bUCC2, AIN5, P1.5      |
| P1[6] | MISO/bMISO, RXD1_/bRXD1_, VBUS/bVBUS, AIN6, P1.6      |
| P1[7] | SCK/bSCK, TXD1_/bTXD1_, AIN7, P1.7                    |
| P2[0] | PWM5/bPWM5, P2.0                                      |
| P2[1] | PWM4/bPWM4, P2.1                                      |

| P2[2] | PWM3/bPWM3, INTO_/bINT0, P2.2                |
|-------|--|
| P2[3] | PWM2/bPWM2, P2.3                             |
| P2[4] | PWM1/bPWM1, T2_/bT2_, CAP1_/bCAP1_, P2.4     |
| P2[5] | PWM0/bPWM0, T2EX_/bT2EX_, CAP2_/bCAP2_, P2.5 |
| P2[6] | PWM6/bPWM6, RXD1/bRXD1, P2.6                 |
| P2[7] | PWM7/bPWM7, TXD1/bTXD1, P2.7                 |
| P3[0] | RXD/bRXD, P3.0                               |
| P3[1] | TXD/bTXD, P3.1                               |
| P3[2] | INT0/bINT0, P3.2                             |
| P3[3] | INT1/bINT1, P3.3                             |
| P3[4] | T0/bT0, P3.4                                 |
| P3[5] | T1/bT1, P3.5                                 |
| P3[6] | CAP0/bCAP0, P3.6                             |
| P3[7] | INT3/bINT3, P3.7                             |
| P4[0] | P4.0   |
| P4[1] | P4.1   |
| P4[2] | P4.2   |
| P4[3] | P4.3   |
| P4[4] | P4.4   |
| P4[5] | P4.5   |
| P4[6] | XI, P4.6                                     |
| P5[0] | UDM/bUDM, P5.0                               |
| P5[1] | UDP/bUDP, P5.1                               |
| P5[4] | bALE/bCKO, P5.4                              |
| P5[5] | bHVOD, P5.5                                  |
| P5[7] | RST/bRST, P5.7                               |

The priority sequence from left to right mentioned in the above table refers to the priority when multiple functional modules compete to use the GPIO. For example, port P2.6/P2.7 is set for UART1, if only RXD1 is needed, then P2.7 can still be used for the functions of PWM7 with higher priority.

# 11. External bus (xBUS)

CH549 does not provide bus signals for the external, does not support the external bus, but can normally access the on-chip xRAM.

External bus auxiliary set register (XBUS\_AUX):

| Bit | Name          | Access | Description  | Reset value |
|-----|---------------|--------|--|-------------|
| 7   | bUART0_TX     | RO     | UART0 transmit status If this bit is 1, the transmission is in progress. | 0           |
| 6   | bUART0_RX     | RO     | UART0 receive status  If this bit is 1, the reception is in progress.    | 0           |
| 5   | bSAFE_MOD_ACT | RO     | Safe mode activate status  | 0           |

|             |                |          | If this bit is 1, it is in safe mode currently.     |   |  |
|-------------|----------------|----------|---|---|--|
|             |                |          | ALE pin clock output enable                         |   |  |
| 4           | LAIE CIZ EN    | DW       | 1: P5.4 enabled to select the divided clock of the  | 0 |  |
| 4           | bALE_CLK_EN    | RW       | system clock frequency.                             | 0 |  |
|             |                |          | 0: Output clock signal disabled.                    |   |  |
|             |                |          | ALE pin clock selection when bALE_CLK_EN=1;         |   |  |
| 3           | bALE_CLK_SEL   | RW       | 0: Divided by 12.                                   | 0 |  |
|             |                | <u> </u> | 1: Divided by 4.                                    |   |  |
| 3           | GF2            | RW       | Common flag 2 when bALE_CLK_EN=0:                   | 0 |  |
| 3           | GF2            |          | User-defined. Cleared and set by software           | U |  |
| 2           | bDPTR AUTO INC | RW       | Enable the DPTR to add 1 automatically after on the | 0 |  |
| Z   ODFTK_A | ODFTK_AUTO_INC | IX VV    | completion of movx@dptr command                     | U |  |
| 1           | Reserved       | RO       | Reserved  | 0 |  |
| 0           | DDC            | RW       | Double DPTR data pointer select bit:                | 0 |  |
| U           | DPS            | IXVV     | 0: DPTR0. 1: DPTR1.                                 | 0 |  |

Table 11.1 Alternate ALE/CKO output state of the P5.4 pin

| P5[4] | bALE_CLK_EN | bALE_CLK_SEL | P5.4 pin function description |
|-------|-------------|--------------|-------------------------------|
| 0     | 0           | 0            | Output low level (default)    |
| 0     | 1           | 0            | Fsys/12                       |
| 0     | 1           | 1            | Fsys/4                        |
| 1     | X           | X            | Output high level             |

# 12. Timer

#### 12.1 Timer0/1

Timer0 and Timer1 are 2 16-bit timers/counters configured by TCON and TMOD. TCON is used for timer/counter T0 and T1 startup control and overflow interrupt as well as external interrupt control. Each timer is a 16-bit timing unit composed of 2 8-bit registers. The high byte counter of timer 0 is TH0 and the low byte counter of timer 0 is TL0. The high byte counter of timer 1 is TH1 and the low byte counter of timer 1 is TL1. Timer 1 can also be used as the baud rate generator of UART0.

Table 12.1.1 Timer0/1 registers

| Name | Address | Description               | Reset value |
|------|---------|---------------------------|-------------|
| TH1  | 8Dh     | Timer1 count high byte    | xxh         |
| TH0  | 8Ch     | Timer0 count high byte    | xxh         |
| TL1  | 8Bh     | Timer1 count low byte     | xxh         |
| TL0  | 8Ah     | Timer0 count low byte     | xxh         |
| TMOD | 89h     | Timer0/1 mode register    | 00h         |
| TCON | 88h     | Timer0/1 control register | 00h         |

# Timer/counter 0/1 control register (TCON):

| Bit | Name  | Access | Description   | Reset value |
|-----|-------|--------|---|-------------|
| 7   | TF1   | RW     | Timer1 overflow interrupt flag bit                      | 0           |
| /   | 11/1  | Kvv    | Automatically cleared after it enters Timer1 interrupt. | U           |
| 6   | TR1   | RW     | Timer1 startup/stop bit                                 | 0           |
| U   | IKI   | Kvv    | Set to 1 to startup. Set and cleared by software.       | U           |
| 5   | TF0   | RW     | Timer0 overflow interrupt flag bit                      | 0           |
| 3   | 170   | Kvv    | Automatically cleared after it enters Timer0 interrupt. | U           |
| 4   | TDO   | DW     | Timer0 startup/stop bit                                 | 0           |
| 4   | TR0   | RW     | Set to 1 to startup. Set and cleared by software.       | U           |
| 3   | IE1   | RW     | INT1 interrupt request flag bit                         | 0           |
| 3   |       | Kvv    | Automatically cleared after entering INT1 interrupt.    | U           |
|     |       |        | INT1 trigger mode control bit                           |             |
| 2   | IT1   | RW     | 0: INT1 triggered by low level;                         | 0           |
|     |       |        | 1: INT1 triggered by falling edge.                      |             |
| 1   | IEO   | DW     | INT0 interrupt request flag bit                         | 0           |
|     | 1 IE0 | IE0 RW | Automatically cleared after it enters INT0 interrupt.   | U           |
|     |       |        | INT0 trigger mode control bit                           |             |
| 0   | IT0   | RW     | 0: INT0 triggered by low level;                         | 0           |
|     |       |        | 1: INT0 triggered by falling edge.                      |             |

# Timer/counter 0/1 mode register (TMOD):

| Bit | Name     | Access | Description   | Reset value |
|-----|----------|--------|---|-------------|
| 7   | bT1_GATE | RW     | Gate control enable bit. This bit controls whether the Timer1 startup is affected by INT1.  0: Whether the timer/counter 1 is started is independent of INT1.  1: It is started only when the INT1 pin is at high level and TR1 is 1. | 0           |
| 6   | bT1_CT   | RW     | Timing/counting mode selection bit  0: It works in timing mode.  1: It works in counting mode. Falling edge on T1 pin selected as the clock.  | 0           |
| 5   | bT1_M1   | RW     | Timer/counter 1 mode selection high bit   | 0           |
| 4   | bT1_M0   | RW     | Timer/counter 1 mode selection low bit  | 0           |
| 3   | bT0_GATE | RW     | Gate control enable bit. This bit controls whether the Timer0 startup is affected by INT0.  0: Whether the timer/counter 0 is started is independent of INT0.  1: It is started only when the INT0 pin is at high level and TR0 is 1  | 0           |
| 2   | bT0_CT   | RW     | Timing/counting mode selection bit  0: It works in timing mode.  1: It works in counting mode. Falling edge on T0 pin selectd as the clock  | 0           |
| 1   | bT0_M1   | RW     | Timer/counter 0 mode selection high bit   | 0           |
| 0   | bT0_M0   | RW     | Timer/counter 0 mode selection low bit  | 0           |

Table 12.1.2 Timern working mode selected by bTn\_M1 and bTn\_M0 (n=0, 1)

| bTn_M1 | bTn_M0 | Timern working mode (n=0, 1)  |
|--------|--------|---|
| 0      | 0      | Mode0: 13-bit timer/counter n, the count unit is composed of the lower 5 bits of TLn and THn, and the higher 3 bits of TLn is invalid. When the counts of all 13 bits change from 1 to 0, set the overflow flag TFn and reset the initial value   |
| 0      | 1      | Mode1: 16-bit timer/counter n, the count unit is composed of TLn and THn. When the counts of all 16 bits change from 1 to 0, set the overflow flag TFn and reset the initial value  |
| 1      | 0      | Mode2: 8-bit overload timer/counter n, TLn is used for the count unit, and THn is used as the overload count unit. When the counts of all 8 bits change from 1 to 0, set the overflow flag TFn and automatically load the initial value from THn  |
| 1      | 1      | Mode3: For timer/counter 0, it is divided into TL0 and TH0. TL0 is used as an 8-bit timer/counter, which occupies all control bits of Timer0. TH0 is also used as an 8-bit timer, which occupiesg TR1, TF1 and interrupt resources of Timer1. In this case, Timer1 is still available, but the startup control bit (TR1) and the overflow flag bit (TF1) cannot be used.  For timer/counter 1, it stops after it enters mode 3. |

Timern count low byte (TLn) (n=0, 1):

| Bit   | Name | Access | Description           | Reset value |
|-------|------|--------|-----------------------|-------------|
| [7:0] | TLn  | RW     | Timern count low byte | xxh         |

Timern count high byte (THn) (n=0, 1):

| Bit   | Name | Access | Description            | Reset value |
|-------|------|--------|------------------------|-------------|
| [7:0] | THn  | RW     | Timern count high byte | xxh         |

## **12.2 Timer2**

Timer2 is a 16-bit automatic overload timer/counter configured via T2CON and T2MOD registers, with TH2 as the high byte counter of Timer2 and TL2 as the low byte counter of Timer2. Timer2 can be used as the baud rate generator of UART0, and it also has the function of 3-channel signal level capture. The capture count is stored in RCAP2, T2CAP1 and T2CAP0 registers.

Table 12.2.1 Timer2 registers

| Name    | Address | Description                                 | Reset value |
|---------|---------|---|-------------|
| TH2     | CDh     | Timer2 counter high                         | 00h         |
| TL2     | CCh     | Timer2 counter low                          | 00h         |
| T2COUNT | CCh     | 16-bit SFR consists of TL2 and TH2          | 0000h       |
| T2CAP1H | CFh     | Timer2 capture 1 data high byte (read only) | xxh         |
| T2CAP1L | CEh     | Timer2 capture 1 data low byte (read only)  | xxh         |
| T2CAP1  | CEh     | 16-bit SFR consists of T2CAP1L and T2CAP1H  | xxxxh       |
| T2CAP0H | C7h     | Timer2 capture 0 data high byte (read only) | xxh         |
| T2CAP0L | C6h     | Timer2 capture 0 data low byte (read only)  | xxh         |

| T2CAP0 | C6h | 16-bit SFR consists of T2CAP0L and T2CAP0H      | xxxxh |
|--------|-----|---|-------|
| RCAP2H | CBh | Count reload/capature 2 data register high byte | 00h   |
| RCAP2L | CAh | Count reload/capature 2 data register low byte  | 00h   |
| RCAP2  | CAh | 16-bit SFR consists of RCAP2L and RCAP2H        | 0000h |
| T2MOD  | C9h | Timer2 mode register                            | 00h   |
| T2CON  | C8h | Timer2 control register                         | 00h   |
| T2CON2 | C1h | Timer2 extend control register                  | 00h   |

# Timer/counter2 control register (T2CON):

| Bit | Name   | Access | Description  | Reset value |
|-----|--------|--------|--|-------------|
| 7   | TF2    | RW     | Timer2 overflow interrupt flag when bT2_CAP1_EN=0 When the Timer2 counts of all 16 bits change from 1 to 0, this overflow flag is set to 1, which requires software to reset. When RCLK=1 or TCLK=1, the bit is not set to 1.  | 0           |
| 7   | CAP1F  | RW     | Timer2 capture 1 interrupt flag when bT2_CAP1_EN=1 It is triggered by the active edge on T2, which requires software to reset.   | 0           |
| 6   | EXF2   | RW     | Timer2 external trigger flag  It is triggered by T2EX active edge and set to 1 when EXEN2=1, which requires software to reset.   | 0           |
| 5   | RCLK   | RW     | UART0 receive clock selection  0: Timer1 overflow pulse selected to generate the baud rate.  1: Timer2 overflow pulse selected to generate the baud rate.  | 0           |
| 4   | TCLK   | RW     | UART0 transmit clock selection  0: Timer1 overflow pulse selected to generate the baud rate.  1: Timer2 overflow pulse selected to generate the baud rate.   | 0           |
| 3   | EXEN2  | RW     | T2EX trigger enable bit 0: Ignore T2EX. 1: Reload or capture enabled to be triggered by T2EX active edge   | 0           |
| 2   | TR2    | RW     | Timer2 startup/stop bit Set to 1 to start. Set and cleared by software.  | 0           |
| 1   | C_T2   | RW     | Timer2 clock source selection bit  0: Internal clock selected.  1: Edge count based on falling edge on T2 pin selected.  | 0           |
| 0   | CP_RL2 | RW     | Timer2 function selection bit. This bit should be forced to be 0 if RCLK or TCLK is 1.  0: Timer2 selected as timer/counter to automatically reload the initial value of the count when the counter overflows or T2EX level changes.  1: Timer2 capture 2 function enabled. The active edge on T2EX is captured. | 0           |

Timer/counter2 mode register (T2MOD):

| Bit | Name        | Access | Description  | Reset value |
|-----|-------------|--------|--|-------------|
| 7   | bTMR_CLK    | RW     | Fastest clock mode enable of T0/T1/T2 timer which has selected fast clock.  1: Fsys without division as the count clock.  0: Divided clock selected.  This bit has no effect on the timer that selects the standard clock.   | 0           |
| 6   | bT2_CLK     | RW     | Timer2 internal clock frequency selection bit  0: Standard clock selected. Fsys/12 when in timing/counting mode. Fsys/4 when in UART0 clock mode.  1: Fast clock selected. Fsys/4 (bTMR_CLK=0) or Fsys (bTMR_CLK=1) when in timing/counting mode. Fsys/2 (bTMR_CLK=0) or Fsys (bTMR_CLK=1) when in UART0 clock mode. | 0           |
| 5   | bT1_CLK     | RW     | Timer1 internal clock frequency selection bit  0: Standard clock selected, Fsys/12.  1: Fast clock selected. Fsys/4 (bTMR_CLK=0) or Fsys (bTMR_CLK=1).   | 0           |
| 4   | bT0_CLK     | RW     | Timer0 internal clock frequency selection bit  0: Standard clock selected, Fsys/12.  1: Fast clock selected, Fsys/4 (bTMR_CLK=0) or Fsys (bTMR_CLK=1)  | 0           |
| 3   | bT2_CAP_M1  | RW     | Timer2 capture mode high bit Capture mode select:  X0: From falling ege to falling edge.   | 0           |
| 2   | bT2_CAP_M0  | RW     | Timer2 capture mode low bit  01: From any edge to any edge, i.e. level change. 11: From rising edge to rising edge.  | 0           |
| 1   | T2OE        | RW     | Timer2 clock output enable bit  0: Output disabled.  1: T2 pin enabled to output clock. The frequency is the half of the Timer2 overflow rate.   | 0           |
| 0   | bT2_CAP1_EN | RW     | Capture 1 mode enable when RCLK=0, TCLK=0, CP_RL2=1, C_T2=0 and T2OE=0 1: Capture 1 function enabled. Active edge on T2 is captured. 0: Capture 1 function disabled.   | 0           |

Timer/counter2 extended control register (T2CON2):

| Bit   | Name      | Access | Description  | Reset value |
|-------|-----------|--------|--|-------------|
| [7:4] | Reserved  | RO     | Reserved   | 0000b       |
| 3     | bT2_CAP0F | RW     | When bT2_CAP0_EN=1, it is the Timer2 capture 0 interrupt flag, which is triggered by the effective edge of CAP0, which requires software to reset it | 0           |
| 2     | Reserved  | RO     | Reserved   | 0           |

| 1 | Reserved    | RO | Reserved  | 0 |
|---|-------------|----|---|---|
| 0 | bT2_CAP0_EN | RW | Capture 0 mode enable when RCLK=0, TCLK=0, CP_RL2=1  1: Enable capture0 function to capture active edge of CAP0.  0: Disable capture0 | 0 |

### Count reload/capature 2 data register (RCAP2):

| Bit   | Name   | Access | Description   | Reset value |
|-------|--------|--------|---|-------------|
| [7:0] | RCAP2H | RW     | High byte of reload value in timer/counter mode.  High byte of timer captured by CAP2 in capture mode | 00h         |
| [7:0] | RCAP2L | RW     | Low byte of reload value in timer/counter mode.  Low byte of timer captured by CAP2 in capture mode   | 00h         |

## Timer2 counter (T2COUNT):

| Bit   | Name | Access | Description               | Reset value |
|-------|------|--------|---------------------------|-------------|
| [7:0] | TH2  | RW     | Current counter high byte | 00h         |
| [7:0] | TL2  | RW     | Current counter low byte  | 00h         |

## Timer2 capture 1 data (T2CAP1):

| Bit   | Name    | Access | Description                         | Reset value |
|-------|---------|--------|-------------------------------------|-------------|
| [7:0] | T2CAP1H | RO     | High byte of timer captured by CAP1 | xxh         |
| [7:0] | T2CAP1L | RO     | Low byte of timer captured by CAP1  | xxh         |

# Timer2 capture 0 data (T2CAP0):

| Bit   | Name    | Access | Description                         | Reset value |
|-------|---------|--------|-------------------------------------|-------------|
| [7:0] | Т2САР0Н | RO     | High byte of timer captured by CAP0 | xxh         |
| [7:0] | T2CAP0L | RO     | Low byte of timer captured by CAP0  | xxh         |

# 12.3 PWM registers

The PWM\_DATA registers in this section are represented in a generic format: a lowercase "n" represents the serial number of the ports ( $n=0 \sim 7$ ).

Table 12.3.1 PWMX registers

| Name      | Address | Description                    | Reset value |
|-----------|---------|--------------------------------|-------------|
| PWM_CK_SE | 9Eh     | PWM clock setting register     | 00h         |
| PWM_CTRL  | 9Dh     | PWM control register           | 02h         |
| PWM_CTRL2 | 9Fh     | PWM extension control register | 00h         |
| PWM_DATA0 | 9Ch     | PWM0 data register             | xxh         |
| PWM_DATA1 | 9Bh     | PWM1 data register             | xxh         |
| PWM_DATA2 | 9Ah     | PWM2 data register             | xxh         |

| PWM_DATA3 | A3h | PWM3 data register | xxh |
|-----------|-----|--------------------|-----|
| PWM_DATA4 | A4h | PWM4 data register | xxh |
| PWM_DATA5 | A5h | PWM5 data register | xxh |
| PWM_DATA6 | A6h | PWM6 data register | xxh |
| PWM_DATA7 | A7h | PWM7 data register | xxh |

# PWMn data register (PWM\_DATAn):

| Bit   | Name      | Access | Description  | Reset value |
|-------|-----------|--------|--|-------------|
| [7:0] | PWM_DATAn | RW     | Store the current PWMn data.  Duty cycle of PWMn output active level  =PWM DATAn/PWM CYCLE | xxh         |

# PWM control register (PWM\_CTRL):

| Bit | Name           | Access | Description   | Reset value |
|-----|----------------|--------|---|-------------|
| 7   | Reserved       | RO     | Reserved  | 0           |
|     |                |        | Control output polarity of PWM1                       |             |
| 6   | bPWM1_POLAR    | RW     | 0: Low level by default, while active high.           | 0           |
|     |                |        | 1: High level by default, while active low.           |             |
|     |                |        | PWM1 output polarity control                          |             |
| 5   | bPWM0_POLAR    | RW     | 0: Low level by default, while active high.           | 0           |
|     |                |        | 1: High level by default while active low.            |             |
|     |                |        | PWM cycle period end interrupt flag bit               |             |
| 4   | bPWM IF END    | RW     | 1: A PWM cycle period end interrupt.                  | 0           |
| 4   | OF WWI_IF_END  | KW     | Write 1 to reset, or reset when the PWM_DATA0 data is | U           |
|     |                |        | reloaded.   |             |
| 3   | bPWM1 OUT EN   | RW     | PWM1 output enable                                    | 0           |
| 3   | or wwii_ooi_en | ΙζΨ    | 1: PWM1 output enabled.                               |             |
| 2   | LDWMO OUT EN   | RW     | PWM0 output enable                                    | 0           |
|     | bPWM0_OUT_EN   | KW     | 1: PWM0 output enabled.                               | U           |
| 1   | LDWM CID ALL   | RW     | 1: Empty PWM count and FIFO.                          | 1           |
| 1   | bPWM_CLR_ALL   | KW     | It requires software to reset.                        | 1           |
|     |                |        | PWM data width mode:                                  |             |
| 0   | bPWM_MOD_6BIT  | RW     | 0: 8-bit data, and PWM cycle is 256;                  | 0           |
|     |                |        | 1: 6-bit data, and PWM cycle is 64.                   |             |

# PWM extension control register (PWM\_CTRL2):

| Bit | Name         | Access | Description                                | Reset value |
|-----|--------------|--------|--|-------------|
| 7   | Reserved     | RO     | Reserved                                   | 0           |
| 6   | Reserved     | RO     | Reserved                                   | 0           |
| 5   | bPWM7_OUT_EN | RW     | PWM7 output enable 1: PWM7 output enabled. | 0           |

| 4 | bPWM6_OUT_EN | RW | PWM6 output enable 1: PWM6 output enabled. | 0 |
|---|--------------|----|--|---|
| 3 | bPWM5_OUT_EN | RW | PWM5 output enable 1: PWM5 output enabled. | 0 |
| 2 | bPWM4_OUT_EN | RW | PWM4 output enable 1: PWM4 output enabled. | 0 |
| 1 | bPWM3_OUT_EN | RW | PWM3 output enable 1: PWM3 output enabled. | 0 |
| 0 | bPWM2_OUT_EN | RW | PWM2 output enable 1: PWM2 output enabled. | 0 |

### PWM clock setting register (PWM\_CK\_SE):

| Bit   | Name      | Access | Description                    | Reset value |
|-------|-----------|--------|--------------------------------|-------------|
| [7:0] | PWM_CK_SE | RW     | Set PWM clock frequency factor | 00h         |

# 12.4 PWM function

CH549 provides 8-channel PWM, and the output duty cycle of PWM can be dynamically modified. After integrating low-pass filtering via simple Resistor-Capacitor (RC), various output voltages can be obtained, which is equivalent to the low speed Digital-to-Analog Converter (DAC). Among them, PWM0 and PWM1 can also select the reserve polarity output and default output polarity as low level or high level.

PWM\_CYCLE = bPWM\_MOD\_6BIT ? 64 : 256
Duty cycle of PWMn output = PWM\_DATAn / PWM\_CYCLE

It supports a range of 0% to 99.6% duty cycle in 8-bit data mode and 0% to 100% duty cycle in 6-bit data mode (if PWM DATAn value is greater than PWM CYCLE, it is regarded as 100%).

In practical application, it is recommended to enable the PWM pin output and set the PWM output pin to push-pull output.

#### 12.5 Timer function

#### 12.5.1 Timer0/1

- (1). Set T2MOD to select Timer internal clock frequency. If bTn\_CLK(n=0/1) is 0, the corresponding clock of Timer0/1 is Fsys/12. If bTn\_CLK is 1, select either Fsys/4 or Fsys as the clock based on bTMR CLK=0 or 1.
- (2). Set TMOD to configure the working mode of Timer.

#### Mode0: 13-bit timer/counter




Figure 12.5.1.1 Timer0/1 mode0

#### Model: 16-bit timer/counter




Figure 12.5.1.2 Timer 0/1 mode1

#### Mode2: Auto reload 8-bit timer/counter




Figure 12.5.1.3 Timer0/1 mode2

Mode3: Timer0 is divided into 2 independent 8-bit timer/counter and borrows the TR1 control bit of Timer1. Timer1 substitutes the borrowed TR1 control bit by whether starting mode 3, and stops running when it enters mode 3.




Figure 12.5.1.4 Timer0 mode3

- (3). Set initial value TLn and THn(n=0/1) of timer/counter.
- (4). Set the TRn bit (n=0/1) in TCON to turn on or stop timer/counter, which can be checked by querying the TFn bit (n=0/1) or by interrupt mode.

#### 12.5.2 Timer2

Timer2 16-bit reload timer/counter mode:

- (1). Set the RCLK and TCLK bits in T2CON to 0, to select non-UART baud rate generator mode.
- (2). Set the C\_T2 bit in T2CON to 0, to select the internal clock, and turn to step (3). Alternatively, set to 1 to select the falling edge on T2 pin as the count clock and skip step (3).
- (3). Set T2MOD to select the Timer internal clock frequency. If bT2\_CLK is 0, Timer2 clock is Fsys/12. If bT2\_CLK is 1, Fsys/4 or Fsys is selected as the clock based on bTMR\_CLK=0 or 1.
- (4). Set the CP RL2 bit in T2CON to 0, to select 16-bit reload timer/counter function of Timer2.
- (5). Set RCAP2L and RCAP2H as the reload value of timer after overflow. Set TL2 and TH2 as the initial value of the timer (the same as RCAP2L and RCAP2H generally). Set TR2 to 1 to turn on Timer2.
- (6). Inquire TF2 or Timer2 interrupt to obtain the current timer/counter state.




Figure 12.5.2.1 Timer2 16-bit reload Timer/Counter

#### Timer2 clock output mode:

Refer to the 16-bit reload timer/counter mode and then set the bit T2OE in T2MOD to 1 to enable a two divided-frequency clock of TF2 frequency output from T2 pin.

# Timer2 UART0 baud rate generator mode:

(1). Set the C\_T2 bit in T2CON to 0, to select the internal clock. Alternatively, set to 1 to select the falling edge on T2 pin as the clock. Set the RCLK and TCLK bits in T2CON to 1, or set one of them to 1 as

required, to select UART baud rate generator mode.

- (2). Set T2MOD to select Timer internal clock frequency. If bT2\_CLK is 0, the clock of Timer2 is Fsys/4. If bT2\_CLK is 1, select either Fsys/2 or Fsys as the clock based on bTMR\_CLK=0 or 1.
- (3). Set RCAP2L and RCAP2H as the reload value of timer after overflow. Set TR2 to 1 to turn on Timer2.




Figure 12.5.2.2 Timer2 UART0 baud rate generator

Timer2 signal channel capture mode:

- (1). Set the RCLK and TCLK bits in T2CON to 0, to select non-UART baud rate generator mode.
- (2). Set the C\_T2 bit in T2CON to 0, to select the internal clock, and turn to step (3). Alternatively, set to 1 to select the falling edge on T2 pin as the count clock and skip step (3).
- (3). Set T2MOD to select the Timer internal clock frequency. If bT2\_CLK is 0, Timer2 clock is Fsys/12. If bT2\_CLK is 1, either Fsys/4 or Fsys is selected as the clock based on bTMR\_CLK=0 or 1.
- (4). Set the bT2 CAP M1 and bT2 CAP M0 bits in T2MOD, to select corresponding edge capture mode.
- (5). Set the CP RL2 bit in T2CON to 1, to select the capture function of Timer2 to T2EX pin.
- (6). Set TL2 and TH2 as the initial value of the timer, and set TR2 to 1 to turn on Timer2.
- (7). When CAP2 capture is completed, RCAP2L and RCAP2H store the current count values of TL2 and TH2 and set EXF2 to generate an interrupt. The difference between the next captured RCAP2L and RCAP2H and the last captured RCAP2L and RCAP2H is the signal width between the two active edges.
- (8). If the C\_T2 bit in T2CON is 0, and the bT2\_CAP1\_EN bit in T2MOD is 1, Timer2 is enabled to capture the T2 pin at the same time. When the CAP1 capture is completed, T2CAP1L and T2CAP1H store the current count values of TL2 and TH2, and set CAP1F to generate an interrupt.
- (9). If the bT2\_CAP0\_EN bit in T2CON2 is 1, Timer2 is enabled to capture the CAP0 pin at the same time. When the CAP0 capture is completed, T2CAP0L and T2CAP0H store the current count values of TL2 and TH2, and set bT2\_CAP0F to generate an interrupt.




Figure 12.5.2.3 Timer2 capture mode

# 13. Universal asynchronous receiver/transmitter (UART)

#### 13.1 Introduction of UART

CH549 provides 4 full-duplex UARTs: UART0~UART3. CH548 only provides UART0 and UART1.

UART0 is a standard MCS51 serial port, whose data reception and transmission are realized by physically separated receive/transmit registers via SBUF access. The data written to SBUF is loaded into the transmit register. And the receive buffer register is used for read operation on SBUF.

UART1 is a simplified MCS51 serial port, whose data reception and transmission are realized by physically separated receive/transmit registers via SBUF access. The data written to SBUF1 is loaded into the transmit register. And the receive buffer register is used for read operation on SBUF1. Compared with UART0, UART1 lacks the multi-device communication mode and fixed baud rate, but UART1 has an independent baud rate generator.

UART2 adds an interrupt enable bit on the basis of UART1 to replace ADC interrupt.

The same as UART2, UART3 also adds an interrupt enable bit on the basis of UART1 to replace PWMX interrupt.

### 13.2 UART register

Table 13.2.1 UART registers

|      |         | 8                      |             |
|------|---------|------------------------|-------------|
| Name | Address | Description            | Reset value |
| SBUF | 99h     | UART0 data register    | xxh         |
| SCON | 98h     | UART0 control register | 00h         |

| SCON1  | BCh | UART1 control register           | 40h |
|--------|-----|----------------------------------|-----|
| SBUF1  | BDh | UART1 data register              | xxh |
| SBAUD1 | BEh | UART1 baud rate setting register | xxh |
| SIF1   | BFh | UART1 interrupt status register  | 00h |
| SCON2  | B4h | UART2 control register           | 00h |
| SBUF2  | B5h | UART2 data register              | xxh |
| SBAUD2 | B6h | UART2 baud rate setting register | xxh |
| SIF2   | B7h | UART2 interrupt status register  | 00h |
| SCON3  | ACh | UART3 control register           | 00h |
| SBUF3  | ADh | UART3 data register              | xxh |
| SBAUD3 | AEh | UART3 baud rate setting register | xxh |
| SIF3   | AFh | UART3 interrupt status register  | 00h |

# 13.2.1 UART0 register

UART0 control register (SCON):

| Bit | Name | Access | Description  | Reset value |
|-----|------|--------|--|-------------|
| 7   | SM0  | RW     | UART0 working mode selection bit 0 0: 8-bit data asynchronous communication. 1: 9-bit data asynchronous communication.   | 0           |
| 6   | SM1  | RW     | UART0 working mode selection bit 1 0: Fixed baud rate. 1: Variable baud rate, generated by T1 or T2  | 0           |
| 5   | SM2  | RW     | UART0 multi-device communication control bit: In mode 2 and mode 3, When SM2=1, If RB8 is 0, RI is not set to 1 and the reception is invalid. If RB8 is 1, RI is set to 1 and the reception is valid. When SM2=0, no matter RB8 is 0 or 1, RI is set when receiving data and the reception is valid. In mode 1, if SM2=1, only when the active stop bit is received can the reception be valid; In mode 0, the SM2 bit must be set to 0. | 0           |
| 4   | REN  | RW     | UART0 receive enable bit 0: UART0 receive disabled. 1: UART0 receive enabled.  | 0           |
| 3   | TB8  | RW     | The 9 <sup>th</sup> bit of the transmitted data In modes 2 and mode 3, TB8 is used to write the 9 <sup>th</sup> bit of the transmitted data, which can be a parity bit. In multi-device communication, it is used to indicate whether the host sends an address byte or a data byte. Data byte when TB8=0, and address byte when TB8=1.  | 0           |
| 2   | RB8  | RW     | The 9 <sup>th</sup> bit of the received data In mode 2 and 3, RB8 is used to store the 9 <sup>th</sup> bit of the received data.   | 0           |

|   |    |    | In mode 1, if SM2=0, RB8 is used to store the received stop bit. In mode 0, RB8 is not used.                       |   |
|---|----|----|--|---|
| 1 | TI | RW | Transmit interrupt flag bit Set by hardware at the end of a data byte transmission. It requires software to reset. | 0 |
| 0 | RI | RW | Receive interrupt flag bit Set by hardware at the end of a data byte reception. It requires software to reset.     | 0 |

Table 13.2.1.1 UART0 working mode selection table

| SM0 | SM1 | Description   |
|-----|-----|---|
| 0   | 0   | Mode 0, shift register mode. Baud rate is always Fsys/12                            |
| 0   | 1   | Mode 1, 8-bit asynchronous communication. Variable baud rate, generated by timer T1 |
|     |     | or T2   |
| 1   | 0   | Mode 2, 9-bit asynchronous communication. Baud rate is Fsys/128(SMOD=0) or          |
|     |     | Fsys/32(SMOD=1)   |
| 1   | 1   | Mode 3, 9-bit asynchronous communication. Variable baud rate, generated by timer T1 |
|     |     | or T2   |

In mode1 and mode3, when RCLK=0 and TCLK=0, UART0 baud rate is generated by timer T1. T1 should be set to mode2 (auto reload 8-bit timer mode). Both bT1\_CT and bT1\_GATE must be 0. There are the following cases.

Table 13.2.1.2 Formula of UART0 baud rate generated by T1

| bTMR_CLK | bT1_CLK | SMOD | Description                            |
|----------|---------|------|--|
| 1        | 1       | 0    | TH1 = 256 - Fsys / 32 / baud rate      |
| 1        | 1       | 1    | TH1 = 256 - Fsys / 16 / baud rate      |
| 0        | 1       | 0    | TH1 = 256 - Fsys / 4 / 32 / baud rate  |
| 0        | 1       | 1    | TH1 = 256 - Fsys / 4 / 16 / baud rate  |
| X        | 0       | 0    | TH1 = 256 - Fsys / 12 / 32 / baud rate |
| X        | 0       | 1    | TH1 = 256 - Fsys / 12 / 16 / baud rate |

In mode1 and mode3, when RCLK=1 or TCLK=1, UART0 baud rate is generated by timer T2. T2 should be set to 16-bit auto reload baud rate generator mode. Both C\_T2 and CP\_RL2 must be 0. There are the following cases.

Table 13.2.1.3 Calculation formula of UART0 baud rate generated by T2

| bTMR_CLK | bT2_CLK | Description                               |
|----------|---------|---|
| 1        | 1       | RCAP2 = 65536 - Fsys / 16 / baud rate     |
| 0        | 1       | RCAP2 = 65536 - Fsys / 2 / 16 / baud rate |
| X        | 0       | RCAP2 = 65536 - Fsys / 4 / 16 / baud rate |

# UART0 data register (SBUF):

| Bit   | Name | Access | Description  | Reset value |
|-------|------|--------|--|-------------|
| [7:0] | SBUF | RW     | UART0 data register, including the transmit register and the receive register that are physically separated. The transmit register is used to write data to SBUF. The receive register is used to read data from SBUF. | xxh         |

## 13.2.2 UART1 register

UART1 control register (SCON1):

| Bit | Name     | Access | Description   | Reset value |
|-----|----------|--------|---|-------------|
| 7   | bU1SM0   | RW     | UART1 working mode select bit 0: 8-bit data asynchronous communication. 1: 9-bit data asynchronous communication  | 0           |
| 6   | Reserved | RO     | Reserved  | 1           |
| 5   | bU1SMOD  | RW     | UART1 communication baud rate selection 0: Slow mode. 1: Fast mode.   | 0           |
| 4   | bU1REN   | RW     | UART1 receive enable bit 0: UART1 receive disabled. 1: UART1 receive enabled.   | 0           |
| 3   | bU1TB8   | RW     | The 9 <sup>th</sup> bit of the transmitted data In 9-bit data mode, TB8 is used to write the 9 <sup>th</sup> bit of the transmitted data, which can be a parity bit. In 8-bit data mode, TB8 is ignored | 0           |
| 2   | bU1RB8   | RW     | The 9 <sup>th</sup> bit of the received data In 9-bit data mode, RB8 is used to store the 9 <sup>th</sup> bit of the received data. In 8-bit data mode, RB8 is used to store the received stop bit      | 0           |
| 1   | bU1TIS   | WO     | Write 1 to preset the transmit interrupt flag bit as 1. For read operation, always return 0.  | 0           |
| 0   | bU1RIS   | WO     | Write 1 to preset the receive interrupt flag bit as 1. For read operation, always return 0.   | 0           |

UART1 Baud rate is generated by the SBAUD1 setting and can be divided into two cases according to the selection of bU1SMOD:

When bU1SMOD=0, SBAUD1 = 256 - Fsys / 32 / baud rate;

When bU1SMOD=1, SBAUD1 = 256 - Fsys / 16 / baud rate.

# UART1 interrupt state register (SIF1):

| Bit   | Name     | Access | Description                 | Reset value |
|-------|----------|--------|-----------------------------|-------------|
| [7:2] | Reserved | RO     | Reserved                    | 000000b     |
| 1     | bU1TI    | RW     | Transmit interrupt flag bit | 0           |

|   |       |    | Set by hardware at the end of a data byte transmission. It requires software to write 1 to reset (writing 0 to this bit is ignored)                         |   |
|---|-------|----|---|---|
| 0 | bU1RI | RW | Receive interrupt flag bit Set by hardware at the end of a data byte reception. It requires software to write 1 to reset (writing 0 to this bit is ignored) | 0 |

Note: Writing 1 to the interrupt flag bit to reset can ensure that only the specified flag bit is reset, without affecting other interrupt flags in the same register (other interrupt flags may be 1 before the write operation or may have become 1 during write operation). The same below.

## UART1 data register (SBUF1):

| Bit   | Name  | Access | Description  | Reset value |
|-------|-------|--------|--|-------------|
| [7:0] | SBUF1 | RW     | UART1 data register, including the transmit register and the receive register that are physically separated. The transmit register is used to write data to SBUF1. The receive register is used to read data from SBUF1. | xxh         |

## 13.2.3 UART2 registers

UART2 control register (SCON2):

| Bit | Name    | Access | Description   | Reset   |
|-----|---------|--------|---|---|
| Bit | Name    | Access | Description   | value   |
|     |         |        | UART2 working mode select bit   |   |
| 7   | bU2SM0  | RW     | 0: 8-bit data asynchronous communication;   | 0   |
|     |         |        | 1: 9-bit data asynchronous communication.   |   |
|     |         |        | UART2 interrupt enable bit  |   |
| 6   | bU2IE   | RW     | 0: Disable interrupt, and the interrupt flag can be inquired.   | 0   |
| 0   | 002IE   | KVV    | 1: Enable interrupt, and the original ADC interrupt is disabled   | T2 working mode select bit bit data asynchronous communication; bit data asynchronous communication.  T2 interrupt enable bit sable interrupt, and the interrupt flag can be inquired. able interrupt, and the original ADC interrupt is disabled lize replacement t communication baud rate of UART2  by mode. 1: Fast mode  T2 receive control bit sable. 1: Enable.  bit data mode, TB8 is used to write the 9th bit of data mitted, which can be a parity bit. bit data mode, TB8 is ignored  bit data mode, RB8 is used to store the 9th bit of data bit data mode, RB8 is used to store the 9th bit of data bit data mode, RB8 is used to store the 9th bit of data bit data mode, RB8 is used to store the 9th bit of data |
|     |         |        | to realize replacement  |   |
| 5   | bU2SMOD | DW     | Select communication baud rate of UART2   | 0   |
| 3   | 002SMOD | KVV    | 0: Slow mode. 1: Fast mode  | U   |
| 4   | bU2REN  | DW     | UART2 receive control bit   | 0   |
| 4   | 002KEN  | RW     | 0: Disable. 1: Enable.  | U   |
|     |         |        | The 9 <sup>th</sup> bit of the transmitted data   |   |
| 3   | bU2TB8  | DW     | In 9-bit data mode, TB8 is used to write the 9th bit of data  | 0   |
| 3   | 002106  | KVV    | transmitted, which can be a parity bit.   | U   |
|     |         |        | In 8-bit data mode, TB8 is ignored  |   |
|     |         |        | The 9 <sup>th</sup> bit of the received data  |   |
| 2   | bU2RB8  | DW     | Select communication baud rate of UART2  0: Slow mode. 1: Fast mode  UART2 receive control bit 0: Disable. 1: Enable.  The 9 <sup>th</sup> bit of the transmitted data In 9-bit data mode, TB8 is used to write the 9 <sup>th</sup> bit of data transmitted, which can be a parity bit. In 8-bit data mode, TB8 is ignored  The 9 <sup>th</sup> bit of the received data In 9-bit data mode, RB8 is used to store the 9 <sup>th</sup> bit of data received.  In 8-bit data mode, RB8 is used to store the received stop bit  Write 1 to preset the transmit interrupt flag bit to 1. For read | 0   |
|     | 0U2RB6  | KVV    | received.   | U   |
|     |         |        | In 8-bit data mode, RB8 is used to store the received stop bit  |   |
| 1   | bU2TIS  | WO     | Write 1 to preset the transmit interrupt flag bit to 1. For read  | 0   |
| 1   | 002118  | WO     | operation, always return 0.   | U   |

| 0 | bU2RIS | WO | Write 1 to preset the receive interrupt flag bit to 1. For read operation, always return 0. | 0 |
|---|--------|----|---|---|
|---|--------|----|---|---|

UART2 Baud rate is generated by the SBAUD2 setting and can be divided into two cases according to the selection of bU2SMOD:

When bU2SMOD=0, SBAUD2 = 256 - Fsys / 32 / baud rate;

When bU2SMOD=1, SBAUD2=256 - Fsys / 16 / baud rate.

## UART2 interrupt status register (SIF2):

| Bit   | Name     | Access | Description   | Reset   |
|-------|----------|--------|---|---------|
| Bit   | Name     | Access | Description   | value   |
| [7:2] | Reserved | RO     | Reserved  | 000000b |
|       |          |        | Transmit interrupt flag bit                                   |         |
| 1     | bU2TI    | RW     | Set by hardware after a data byte is transmitted. It requires | 0       |
|       |          |        | software to write 1 to reset (write 0 to this bit is ignored) |         |
|       |          |        | Receive interrupt flag bit                                    |         |
| 0     | bU2RI    | RW     | Set by hardware after a data byte is received effectively. It | 0       |
|       | 002KI    | KVV    | requires software to write 1 to reset (write 0 to this bit is | U       |
|       |          |        | ignored)  |         |

## UART2 data register (SBUF2):

| Bit   | Name  | Access | Description  | Reset value |
|-------|-------|--------|--|-------------|
| [7:0] | SBUF2 | RW     | UART2 data register, including the transmit register and the receive register that are physically separated. The transmit register is used to write data to SBUF2. The receive register is used to read data from SBUF2. | xxh         |

# 13.2.4 UART3 register

UART3 control register (SCON3):

| Bit | Name    | Access | Description  | Reset value |
|-----|---------|--------|--|-------------|
| 7   | bU3SM0  | RW     | UART3 working mode select bit  0: 8-bit data asynchronous communication.  1: 9-bit data asynchronous communication   | 0           |
| 6   | bU3IE   | RW     | UART3 interrupt enable bit  0: Disable interrupt, and the interrupt flag can be inquired.  1: Enable interrupt, and the original PWMX interrupt is disabled to realize replacement | 0           |
| 5   | bU3SMOD | RW     | Select communication baud rate of UART3  0: Slow mode. 1: Fast mode  | 0           |
| 4   | bU3REN  | RW     | UART3 receive control bit 0: Disable. 1: Enable.   | 0           |
| 3   | bU3TB8  | RW     | The 9th bit of transmitted data  | 0           |

|   |        |      | In 9-bit data mode, TB8 is used to write the 9 <sup>th</sup> bit of data transmitted, which can be a parity bit. |   |
|---|--------|------|--|---|
|   |        |      | In 8-bit data mode, TB8 is ignored.  |   |
|   |        |      | The 9th bit of received data   |   |
| 2 | bU3RB8 | RW   | In 9-bit data mode, RB8 is used to store the 9th bit of data   | 0 |
| 2 | UUSKB8 | I KW | received.  | U |
|   |        |      | In 8-bit data mode, RB8 is used to store the received stop bit   |   |
| 1 | LUTTIC | WO   | Write 1 to preset the transmit interrupt flag bit to 1. For read   | 0 |
| 1 | bU3TIS | WO   | operation, always return 0.  | 0 |
| 0 | LUDDIC | WO   | Write 1 to preset the receive interrupt flag bit to 1. For read  | 0 |
| 0 | bU3RIS | WO   | operation, always return 0.  | 0 |

UART3 baud rate is generated by the SBAUD3 setting and can be divided into two cases according to the selection of bU3SMOD:

When bU3SMOD=0, SBAUD3 = 256 - Fsys / 32 / baud rate;

When bU3SMOD=1, SBAUD3 = 256 - Fsys / 16 / baud rate.

### UART3 interrupt status register (SIF3):

| Bit   | Name     | Access | Description   | Reset<br>value |
|-------|----------|--------|---|----------------|
| [7:2] | Reserved | RO     | Reserved  | 000000Ь        |
|       |          |        | Transmit interrupt flag bit                                     |                |
| 1     | bU3TI    | RW     | Set by hardware after a data byte is transmitted. It requires   | 0              |
|       |          |        | software to write 1 to clear (writing 0 to this bit is ignored) |                |
|       |          |        | Receive interrupt flag bit                                      |                |
| 0     | bU3RI    | RW     | Set by hardware after a data byte is received effectively. It   | 0              |
|       | UUSKI    | KW     | requires software to write 1 to clear (writing 0 to this bit is | U              |
|       |          |        | ignored)  |                |

### UART3 data register (SBUF3):

| _ |       | <u> </u> | /      |  |             |
|---|-------|----------|--------|--|-------------|
|   | Bit   | Name     | Access | Description  | Reset value |
|   | [7:0] | SBUF3    | RW     | UART3 data register, including the transmit register and the receive register that are physically separated. The transmit register is used to write data to SBUF3. The receive register is used to read data from SBUF3. | xxh         |

## 13.3 UART applications

UART0 application:

- (1). Select the baud rate generator for UART0, either from T1 or T2, and configure corresponding counter.
- (2). Enable T1 or T2.
- (3). Set SM0, SM1 and SM2 in SCON to select the working mode of UART0. Set REN as 1 and enable UART0 receiving.
- (4). UART interrupt can be set or R1 and T1 interrupt state can be inquired.
- (5). Read and write SBUF to implement data reception and transmission of UART, and the allowable baud

rate error of UART receive signal is not more than 2%.

#### **UART1** application:

- (1). Select bU1SMOD and set SBAUD1 based on the baud rate.
- (2). Set bU1SM0 in SCON1 to select the working mode of UART1. Set bU1REN to 1 to enable UART1 receiving.
- (3). UART1 interrupt can be set or bU1RI and bU1TI interrupt state can be inquired (only writing 1 to the specified bit can reset it).
- (4). Read and write SBUF1 to realize data reception and transmission of UART1, and the allowable baud rate error of UART receive signal is not more than 2%.

### UART2 application (or UART3 application):

- (1). Select bU2SMOD and set SBAUD2 based on the baud rate.
- (2). Set bU2SM0 in SCON2 to select the working mode of UART2. Set bU2REN to 1 to enable UART2 receiving.
- (3). Query the interrupt status of bU2RI and bU2TI (write 1 to the specified bit to reset), or enable UART2 interrupt and set bU2IE to 1 to replace ADC (PWMX for UART3) interrupt.
- (4). Read and write SBUF2 to implement data reception and transmission of UART2, and the allowable baud rate error of the UART receive signal is not more than 2%.

# 14. Synchronous serial peripheral interface (SPI)

### 14.1 SPI introduction

CH549 provides an SPI interface for high-speed synchronous data transfer with peripherals.

- (1). Supports Master mode and slave mode.
- (2). Clock mode: mode0 and mode3.
- (3). Optional 3-wire full duplex or 2-wire half-duplex mode.
- (4). Optional MSB-first or LSB-first.
- (5). Clock frequency is adjustable, up to half of the system clock frequency.
- (6). Built-in 1-byte receive FIFO and 1-byte transmit FIFO.
- (7). Supports the first byte pre-load data in slave mode to facilitate the host to obtain the returned data immediately in the first byte.

#### 14.2 SPI register

Table 14.2.1 SPI registers

| Name       | Address | Description                          | Reset value |
|------------|---------|--------------------------------------|-------------|
| SPI0_SETUP | FCh     | SPI0 setup register                  | 00h         |
| SPIO_S_PRE | FBh     | SPI0 slave mode preset data register | 20h         |
| SPI0_CK_SE | FBh     | SPI0 clock setting register          | 20h         |
| SPI0_CTRL  | FAh     | SPI0 control register                | 02h         |
| SPI0_DATA  | F9h     | SPI0 data register                   | xxh         |
| SPI0_STAT  | F8h     | SPI0 status register                 | 08h         |

# SPI0 setup register (SPI0\_SETUP):

| Bit | Name            | Access | Description   | Reset value |
|-----|-----------------|--------|---|-------------|
| 7   | bS0_MODE_SLV    | RW     | SPI0 master/slave mode selection bit 0: Master mode. 1: Slave mode/device mode.   | 0           |
| 6   | bS0_IE_FIFO_OV  | RW     | FIFO overflow interrupt enable bit in slave mode  1: FIFO overflow interrupt enabled.  0: FIFO overflow does not generate interrupt.  | 0           |
| 5   | bS0_IE_FIRST    | RW     | Receive first byte completed interrupt enable bit in slave mode  1: Interrupt triggered when the first data byte is received in slave mode.  0: Interrupt is not generated when the first byte is received. | 0           |
| 4   | bS0_IE_BYTE     | RW     | Data byte transmit completed interrupt enable bit  1: Data byte transmit completed interrupt enabled.  0: Interrupt is not generated when the byte transmission is completed.                               | 0           |
| 3   | bS0_BIT_ORDER   | RW     | Order control bit of data byte  0: MSB first.  1: LSB first.  | 0           |
| 2   | Reserved        | RO     | Reserved  | 0           |
| 1   | bS0_SLV_SELT    | RO     | Chip select activate status bit in slave mode 0: Not selected currently. 1: Being selected currently  | 0           |
| 0   | bS0_SLV_PRELOAD | RO     | Pre-load data status bit in slave mode  1: Current pre-load state after valid chip select and before the data is not transmitted  | 0           |

# SPI0 clock setting register (SPI0\_CK\_SE):

| Bit   | Name       | Access | Description   | Reset value |
|-------|------------|--------|---|-------------|
| [7:0] | SPIO_CK_SE | RW     | Set SPI0 clock frequency division factor in master mode | 20h         |

# SPI0 preset data register in slave mode (SPI0\_S\_PRE)

| Bit   | Name       | Access | Description                                   | Reset value |
|-------|------------|--------|---|-------------|
| [7:0] | SPI0_S_PRE | RW     | Preload first transmission data in slave mode | 20h         |

# SPI0 control register (SPI0\_CTRL):

| Bit | Name        | Access | Description  | Reset value |
|-----|-------------|--------|--|-------------|
| 7   | bS0_MISO_OE | RW     | SPI0 MISO output enable 1: SPI0 MISO output enabled. | 0           |

|   | 1            |    |   |   |
|---|--------------|----|---|---|
|   |              |    | 0: SPI0 MISO output disabled.                               |   |
|   |              |    | SPI0 MOSI output enable                                     |   |
| 6 | bS0_MOSI_OE  | RW | 1 SPI0 MOSI output enabled.                                 | 0 |
|   |              |    | 0: SPI0 MOSI output disabled.                               |   |
|   |              |    | SPI0 SCK output enable                                      |   |
| 5 | bS0_SCK_OE   | RW | 1: SPI0 SCK output enabled.                                 | 0 |
|   |              |    | 0: SPI0 SCK output disabled.                                |   |
|   |              |    | SPI0 data direction control bit                             |   |
|   |              |    | 0: Output. Only writing to FIFO is regarded as an effective |   |
| 4 | bS0_DATA_DIR | RW | operation, and an SPI transmission is started.              | 0 |
|   |              |    | 1: Input. Reading/writing to FIFO is regarded as an         |   |
|   |              |    | effective operation, and an SPI transmission is started.    |   |
|   |              |    | SPI0 master clock mode control bit                          |   |
| 3 | bS0_MST_CLK  | RW | 0: Mode 0. SCK defaults to low level when free.             | 0 |
|   |              |    | 1: Mode 3. SCK defaults to high level.                      |   |
|   |              |    | 2-wire half-duplex mode enable bit of SPI0                  |   |
| 2 | bS0_2_WIRE   | RW | 0: 3-wire full-duplex mode (SCK, MOSI and MISO).            | 0 |
|   |              |    | 1: 2-wire half-duplex mode (SCK, MISO).                     |   |
| 1 | LCO CLD ALI  | RW | 1: Empty SPI0 interrupt flag and FIFO.                      | 1 |
| 1 | bS0_CLR_ALL  | KW | It requires software to reset.                              | 1 |
|   |              |    | Enable bit that allows automatic clear of byte receive      |   |
|   |              |    | completed interrupt flag through FIFO effective operation   |   |
| 0 | bS0_AUTO_IF  | RW | 1: Auto clear the byte receive completed interrupt flag     | 0 |
|   |              |    | (S0_IF_BYTE) during the effective read and write            |   |
|   |              |    | operation of FIFO   |   |

# SPI0 data register (SPI0\_DATA):

| Bit   | Name      | Access | Description   | Reset value |
|-------|-----------|--------|---|-------------|
| [7:0] | SPI0_DATA | RW     | Including the transmit FIFO and the receive FIFO which are physically separated. The receive FIFO is used for read operation. And the transmit FIFO is used for write operation. Effective read/write operation can initiate an SPI transfer. | xxh         |

# SPI0 status register (SPI0\_STAT):

| Bit | Name       | Access | Description   | Reset value |
|-----|------------|--------|---|-------------|
| 7   | S0_FST_ACT | RO     | 1: Currently, reception of the first byte is completed in slave mode.   | 0           |
| 6   | S0_IF_OV   | RW     | FIFO overflow flag bit in slave mode  1: FIFO overflow interrupt.  0: No interrupt.  Directly write 0 to reset, or write 1 to the corresponding bit | 0           |

|   |             |    | in the register to reset. When bS0_DATA_DIR=0, transmit        |   |
|---|-------------|----|--|---|
|   |             |    | FIFO empty triggers interrupt. When bS0_DATA_DIR=1,            |   |
|   |             |    | receive FIFO full triggers interrupt,                          |   |
|   |             |    | First byte receive completed interrupt flag bit in slave mode  |   |
| 5 | GO IF FIDET | DW | 1: The first byte is received.                                 | 0 |
| 5 | S0_IF_FIRST | RW | Directly write 0 to reset, or write 1 to the corresponding bit | 0 |
|   |             |    | in the register to reset.                                      |   |
|   |             |    | Data byte transmit completed interrupt flag bit                |   |
|   |             |    | 1: One byte transmission is completed.                         |   |
| 4 | S0_IF_BYTE  | RW | Directly write 0 to reset, or write 1 to the corresponding bit | 0 |
|   |             |    | in the register to reset, or reset by FIFO effective operation |   |
|   |             |    | when bS0_AUTO_IF=1.  |   |
|   |             |    | SPI0 free flag bit   |   |
| 3 | S0_FREE     | RO | 1: No SPI shift at present, usually it is in the free period   | 1 |
|   |             |    | between the data bytes.  |   |
| 2 | S0_T_FIFO   | RO | SPI0 transmit FIFO count. 0 and 1 both are valid.              | 0 |
| 1 | Reserved    | RO | Reserved   | 0 |
| 0 | S0_R_FIFO   | RO | SPI0 receive FIFO count. 0 and 1 both are valid.               | 0 |

### 14.3 SPI transfer formats

SPI master mode supports two transfer formats, i.e. mode0 and mode3, which can be selected by setting the bSn\_MST\_CLK bit in the SPIn\_CTRL register. CH549 always samples MISO data on the rising edge of CLK. The data transfer formats are shown in the figures below.

Mode0:  $bSn_MST_CLK = 0$ 




Figure 14.3.1 SPI mode0 timing diagram

Mode3:  $bSn_MST_CLK = 1$ 




Figure 14.3.2 SPI mode3 timing diagram

## 14.4 SPI configuration

#### 14.4.1 Master mode

In SPI master mode, SCK pin output serial clock, and chip select output pin can be specified as any I/O

pin.

### SPI0 configuration prodecure:

- (1). Set SPIO\_CK\_SE to configure SPI clock frequency.
- (2). Set the bS0\_MODE\_SLV bit in the SPI0\_SETUP register to 0, to select Master mode.
- (3). Set the bS0 MST CLK bit in the SPI0 CTRL register, to select mode0 or mode3 as required.
- (4). Set the bS0\_SCK\_OE bit and bS0\_MOSI\_OE bit in the SPI0\_CTRL register to 1, and set the bS0\_MISO\_OE bit to 0, to set the P1 port direction bSCK and bMOSI to output, bMISO to input, and chip select pin to output.

#### Data transmission:

- (1). Write to the SPI0\_DATA register, write the to be sent data to FIFO to automatically initiate an SPI transfer.
- (2). Wait for S0\_FREE to be 1, it indicates that the transmission is completed and the transmission of the next byte can be proceeded.

### Data reception:

- (1). Write to the SPIO DATA register, write any data to FIFO, e.g. 0FFh, to initiate an SPI transfer.
- (2). Wait for S0\_FREE to be 1, it indicates that the reception is completed and SPI0\_DATA can be read to obtain the received data.
- (3). If bS0\_DATA\_DIR is set to 1 previously, the above read operation still can initiate the next SPI transfer, otherwise it will not start.

#### 14.4.2 Slave mode

Only SPI0 supports Slave mode. In Slave mode, SCK pin is used to receive the serial clock of the connected SPI host.

- (1). Set the bS0 MODE SLV bit in the SPI0 setup register (SPI0 SETUP) to 1, to select Slave mode.
- (2). Set the bS0\_SCK\_OE bit and bS0\_MOSI\_OE bit in the SPI0 control register (SPI0\_CTRL) to 0, and set the bS0\_MISO\_OE bit to 1, to set the P1 port direction bSCK, bMOSI, bMISO and chip select pin to input. When SCS is active (low level), MISO output is automatically enabled. In this case, it is recommended to set MISO pin to high impedance input (P1\_MOD\_OC[6]=0, P1\_DIR\_PU[6]=0), so that MISO will not output during invalid chip select, which is convenient for sharing SPI bus.
- (3). Optionally, set the preset data register in SPI slave mode (SPI0\_S\_PRE), to be automatically loaded into the buffer for the first time after chip select for external output. After 8 serial clocks, that is, the first byte of data transmission and exchange is completed, CH549 obtains the first byte of data (possibly command code) sent by the external SPI host, and the external SPI host obtains the preset data (possibly the status value) in SPI0\_S\_PRE through exchange. The bit 7 in the SPI0\_S\_PRE register is automatically loaded into the MISO pin during the low level period of SCK after the SPI chip select is active. For SPI mode 0, if the bit 7 in SPI0\_S\_PRE is preset by CH549, the external SPI host obtains the preset value of bit 7 in SPI0\_S\_PRE by inquiring the MISO pins when the SPI chip select is active but there is no data transfer, thereby the value of bit 7 in SPI0\_S\_PRE can be obtained only by the effective SPI chip select.

#### Data transmission:

Inquire S0\_IF\_BYTE or wait for interrupt. After each SPI data byte transfer, write to the SPI0\_DATA register, and write the data to be sent to FIFO. Or wait for S0\_FREE to be changed from 0 to 1, and the transmission of the next byte can be proceeded.

#### Data reception:

Inquire S0\_IF\_BYTE or wait for interrupt. After each SPI data byte transfer, read the SPI0\_DATA register to obtain the received data from FIFO. Inquire S0\_R\_FIFO to know whether there are remaining bytes in FIFO.

# 15. Analog-to-digital converter (ADC) and Touch key (TKEY)

#### 15.1 Introduction of ADC and CMP

CH549 provides an 12-bit analog digital converter, including Analog-Digital Converter (ADC) and voltage comparator CMP module.

This ADC has 16 external analog signal input channels and 4 internal input channels (reference voltage), which supports time-sharing acquisition and supports analog input voltage that ranges from 0 to VDD.

The positive phase input of the CMP multiplexes the above ADC input. The inverse phase input has 2 external analog signal input channels and 2 internal reference voltage input channels, which allows time-sharing comparison. There are more than 68 kinds of cross combinations, supporting analog input voltage that ranges from 0 to VDD.

## 15.2 ADC and CMP registers

Table 15.2.1 ADC registers

| Name      | Address | Description                                    | Reset<br>value |
|-----------|---------|--|----------------|
| ADC_CTRL  | F2h     | ADC control and state register                 | xxh            |
| ADC_CFG   | F3H     | ADC configuration register                     | 00h            |
| ADC_DAT_H | F5h     | ADC result data high byte (read only)          | 0xh            |
| ADC_DAT_L | F4h     | ADC result data low byte (read only)           | xxh            |
| ADC_DAT   | F4h     | 16-bit SFR consists of ADC_DAT_L and ADC_DAT_H | 0xxxh          |
| ADC_CHAN  | F6h     | ADC analog signal channel select register      | 00h            |
| ADC_PIN   | F7h     | ADC pin digital input control register         | 00h            |

ADC control and state register (ADC CTRL):

| Bit | Name       | Access | Description   | Reset value |
|-----|------------|--------|---|-------------|
| 7   | bCMPDO     | RO     | The output bit of voltage comparator results after synchronous delay, which is the status of bCMPO after synchronous delay with bCMP_IF | X           |
| 6   | bCMP_IF    | RW     | Voltage comparator result change interrupt flag  1: The voltage comparator results have changed, and write 1 to clear                   | 0           |
| 5   | bADC_IF    | RW     | ADC conversion completion interrupt flag  1: An ADC conversion is completed, and write 1 to clear or clear when writing TKEY_CTRL data  | 0           |
| 4   | bADC_START | RW     | ADC start control bit, set 1 to start an ADC conversion, the bit will be cleared automatically after the ADC conversion is completed    | 0           |

| 3     | bTKEY_ACT | RO | Indicate the touch key detection running state  1: Capacitor is being charged and the ADC is being measured   | 0   |
|-------|-----------|----|---|-----|
| [2:1] | Reserved  | RO | Reserved  | 00b |
| 0     | bСМРО     | RO | The result real-time output bit of the voltage comparator  0: Voltage of the positive phase input terminal is lower than that of the inverting input terminal.  1: Voltage of the positive phase input terminal is higher than that of the inverting input terminal | x   |

# ADC configuration register (ADC\_CFG):

| Bit   | Name        | Access | Description  | Reset value |
|-------|-------------|--------|--|-------------|
| [7:6] | Reserved    | RO     | Reserved   | 00b         |
| 5     | bADC_AIN_EN | RW     | CMP positive phase input terminal and ADC input channel external AIN enable bit  1: One is selected by MASK_ADC_CHAN from 16 AIN.  0: Disable external AIN   | 0           |
| 4     | bVDD_REF_EN | RW     | Internal reference voltage enable bit  1: Internal reference voltage is generated by multiple series resistors to the supply voltage.  0: Disable divider resistor   | 0           |
| 3     | bADC_EN     | RW     | Power control bit of ADC module  0: Disable power supply of the ADC module and enter the sleep state.  1: Enable.  | 0           |
| 2     | bCMP_EN     | RW     | Power control bit of voltage comparator  0: Disable power supply of the voltage comparator and enter the sleep state.  1: Enable.  At the same time, it will automatically enable the waking function of voltage comparator, and it will automatically wake up if the comparator result changes during sleep | 0           |
| 1     | bADC_CLK1   | RW     | ADC reference clock frequency select high bit  | 0           |
| 0     | bADC_CLK0   | RW     | ADC reference clock frequency select low bit   | 0           |

Table 15.2.2 ADC reference clock frequency selection table

|                     |   |                 | 1 ,              | -   |             |
|---------------------|---|-----------------|------------------|---|-------------|
| bADC_CLK1 bADC_CLK0 |   | ADC reference   | Time required to | Applicable scope                              |             |
|                     |   | clock frequency | complete an ADC  |   |             |
| 0                   | 0 | 750KHz          | 512 Fosc cycles  | Rs<=16K $\Omega$ or Cs>=0.08uF                |             |
| 0                   | 1 | 1.5MHz          | 256 Fosc cycles  | $Rs \le 8K\Omega \text{ or } Cs \ge 0.08uF$   |             |
| 1                   | 0 | 0               | 2MH=             | 120 Face avales                               | VDD>=3V and |
| 1                   | U | 3MHz            | 128 Fosc cycles  | $(Rs \le 4K\Omega \text{ or } Cs \ge 0.08uF)$ |             |
| 1                   | 1 | 6MHz            | 64 Fosc cycles   | VDD>=4.5V and                                 |             |

| (105 · 2100 of co. 0.0001) |
|----------------------------|
|----------------------------|

Notes: VDD refers to supply voltage. Cs refers to shunt capacitance of signal source. Rs refers to internal resistance in series of signal source (the sampling time is only 3 reference clocks).

The resistance of the internal reference voltage channel is large, so a slower reference clock is recommended, or discard the first few data after multiple samples.

ADC analog signal channel select register (ADC CHAN):

| Bit   | Name          | Access | Description  | Reset value |
|-------|---------------|--------|--|-------------|
| [7:6] | MASK_CMP_CHAN | RW     | CMP inverted input signal channel selection  | 00b         |
| [5:4] | MASK_ADC_I_CH | RW     | CMP positive input and ADC input internal signal channel selection   | 00b         |
| [3:0] | MASK_ADC_CHAN | RW     | When bADC_AIN_EN=1, the CMP positive input and ADC input external signal channel are selected. When bADC_AIN_EN=0, the external signal channel is closed | 0000Ь       |

Table 15.2.1 Voltage comparator (CMP) inverted input signal channel selection table

| bCMP_EN | bVDD_REF_EN | MASK_CMP_CHAN | Select CMP inverted input terminal signal channel           |
|---------|-------------|---------------|---|
| 0       | X           | xxb           | Disconnect signal channel, suspending                       |
| 1       | 0           | 00b           | Disconnect signal channel, suspending                       |
| 1       | 1           | 00b           | Connect to internal reference voltage: 12.5% of VDD voltage |
| 1       | 0           | 01b           | Connect to internal reference voltage: 100% of VDD voltage  |
| 1       | 1           | 01b           | Connect to internal reference voltage: 25% of VDD voltage   |
| 1       | X           | 10b           | Connect to external signal AIN1 (P1.1)                      |
| 1       | X           | 11b           | Connect to external signal AIN12 (P1.2)                     |

Table 15.2.2 Voltage comparator (CMP) positive input and ADC input internal signal channel selection table

| bADC_EN | bADC_AIN_EN | bVDD_REF_EN | MASK_ADC_I_CH | Select CMP positive phase input terminal and ADC input internal signal channel |
|---------|-------------|-------------|---------------|--|
| X       | X           | 0           | 00Ь           | Disconnect internal signal channel, suspending                                 |
| X       | X           | 1           | 00Ь           | Connect to internal reference voltage: 50% of VDD voltage                      |
| X       | x           | X           | 01b           | Connect to internal reference voltage: V33 voltage                             |
| X       | X           | x           | 10b           | Connect to internal voltage/with noise: 54.5% of V33 voltage                   |

| 1 | 0 | X | 11b | Connect to internal signal: temperature sensor (TS), For specific operation, please refer to C Language Example Program |
|---|---|---|-----|---|
| 0 | X | X | 11b | Disconnect internal signal channel, suspended   |
| X | 1 | X | 11b | Disconnect internal signal channel, suspended   |

Table 15.2.3 Voltage comparator (CMP) positive input and ADC input external signal channel selection table

| bADC_AIN_EN | MASK_ADC_CHAN | Select CMP positive phase input terminal and ADC input external signal channel |
|-------------|---------------|--|
| 0           | xxxxb         | Disconnect the external signal channel (AIN0 ~ AIN15), suspended               |
| 1           | 0000Ь         | Connect to external signal AIN0 (P1.0)   |
| 1           | 0001b         | Connect to external signal AIN1 (P1.1)   |
| 1           | 0010b         | Connect to external signal AIN12 (P1.2)  |
| 1           | 0011b         | Connect to external signal AIN13 (P1.3)  |
| 1           | 0100b         | Connect to external signal AIN4 (P1.4)   |
| 1           | 0101b         | Connect to external signal AIN5 (P1.5)   |
| 1           | 0110b         | Connect to external signal AIN6 (P1.6)   |
| 1           | 0111b         | Connect to external signal AIN7 (P1.7)   |
| 1           | 1000b         | Connect to external signal AIN8 (P0.0)   |
| 1           | 1001b         | Connect to external signal AIN9 (P0.1)   |
| 1           | 1010b         | Connect to external signal AIN10 (P0.2)  |
| 1           | 1011b         | Connect to external signal AIN11 (P0.3)  |
| 1           | 1100b         | Connect to external signal AIN12 (P0.4)  |
| 1           | 1101b         | Connect to external signal AIN13 (P0.5)  |
| 1           | 1110b         | Connect to external signal AIN14 (P0.6)  |
| 1           | 1111b         | Connect to external signal AIN15 (P0.7)  |

The voltage comparator CMP positive phase input terminal and ADC input can be connected only to the internal signal, or only to the external signal, or both the internal and external signals. In the case of simultaneous connection of internal and external signals, intercommunication will be realized between the internal signals and external signals. The on resistance is a series connection of 2 Rsw, and the internal reference voltage (there is also its internal resistance) will be connected to the external signal pins AIN0  $\sim$  AIN15 via the above two Rsw resistors, which is equivalent to the pull-up resistor providing a specific voltage for the signal pins.

Ca is a sampling capacitor with a capacitance of about 15pF. The R2/R1 resistance ratio is 54.5:45.5. The 4R/2R/R resistance ratio is 4:2:1.

# ADC data register (ADC\_DAT):

| Bit   | Name      | Access | Description                           | Reset value |
|-------|-----------|--------|---------------------------------------|-------------|
| [7:0] | ADC_DAT_H | RO     | High byte of ADC sampling result data | 0xh         |
| [7:0] | ADC_DAT_L | RO     | Low byte of ADC sampling result data  | xxh         |

# ADC pin digital input control register (ADC\_PIN):

| Bit | Name             | Access | Description  | Reset value |
|-----|------------------|--------|--|-------------|
| 7   | bAIN14_15_DI_DIS | RW     | Disable digital input on AIN14 and AIN15 0: Enable | 0           |
| 6   | bAIN12_13_DI_DIS | RW     | Disable digital input on AIN12 and AIN13 0: Enable | 0           |
| 5   | bAIN10_11_DI_DIS | RW     | Disable digital input on AIN10 and AIN11 0: Enable | 0           |
| 4   | bAIN8_9_DI_DIS   | RW     | Disable digital input on AIN8 and AIN9 0: Enable   | 0           |
| 3   | bAIN6_7_DI_DIS   | RW     | Disable digital input on AIN6 and AIN7 0: Enable   | 0           |
| 2   | bAIN4_5_DI_DIS   | RW     | Disable digital input on AIN4 and AIN5 0: Enable   | 0           |
| 1   | bAIN2_3_DI_DIS   | RW     | Disable digital input on AIN2 and AIN3 0: Enable   | 0           |
| 0   | bAIN0_1_DI_DIS   | RW     | Disable digital input on AIN0 and AIN1 0: Enable   | 0           |




Figure 15.2.1 ADC/CMP/TKEY structure diagram (Blue lines represents analog signals)

# 15.3 Touch Key (TKEY) registers

Table 15.3.1 TKEY registers

| Name      | Address | Description                                       | Reset<br>value |
|-----------|---------|---|----------------|
| TKEY_CTRL | F1h     | Touch key charging impulse width control register | 00h            |

Touch key charging impulse width control register (TKEY CTRL):

| Bit   | Name      | Access | Description   | Reset value |
|-------|-----------|--------|---|-------------|
| [7:0] | TKEY_CTRL | WO     | Touch key charging impulse width value, only the lower 7 bits are effective, count in the unit (2/Fsys) of twice the system period, and it will automatically | 00h         |

|  | initate the voltage on the ADC measuring capacitor |  |
|--|--|--|
|  | when the timing is up                              |  |

### 15.4 ADC and Touch-Key functions

ADC sampling mode configuration steps:

- (1). Set the bADC\_EN bit in ADC\_CFG register as 1, turn on ADC module, and set the bADC\_CLK0/1 selection frequency.
- (2). Set MASK\_ADC\_CHAN or MASK\_ADC\_I\_CH in ADC\_CHAN register, select external or internal signal channel.
- (3). Optional, reset interrupt flag bADC\_IF. Optional, if the interrupt mode is used, the interrupt needs to be enabled here.
- (4). Set bADC\_START in ADC\_CTRL register, and start an ADC conversion.
- (5). Wait for bADC\_START to be changed into 0, or bADC\_IF to be set to 1 (if reset to zero before), it indicates that the result data can be read through ADC\_DAT after ADC conversion. This data is the value of the input voltage relative to 4095 equal parts of the VDD supply voltage, for example, if the result data is 475, it indicates that the input voltage is approximate to 475/4095 of the VDD voltage. If the VDD supply voltage is also uncertain, another determined reference voltage value can be measured, and the measured input voltage value and the VDD supply voltage value can be calculated proportionally.
- (6). If bADC START is set again, start the next ADC conversion.
- (7). If the ADC reference clock frequency is high, resulting in a short sampling time, or high internal resistance of signal source in series, or large Rsw internal resistance due to the low supply voltage, then it is possible that Ca could not sample enough signal voltage and affect the ADC result. The solution is to discard the first ADC data, immediately start the second ADC and use its ADC result data, namely sampling twice.
- (8). In case of high accuracy requirement, it is recommended to calibrate before use and eliminate the inherent deviation with software.

#### Voltage comparator mode configuration steps:

- (1). Set the bCMP\_EN bit in ADC\_CFG register as 1, turn on the voltage comparator module. Set MASK\_ADC\_CHAN, MASK\_CMP\_CHAN and MASK\_ADC\_I\_CH in ADC\_CHAN register, and select the positive and reverse input terminals signals respectively. Multiple combinations can be selected, such as comparison between AIN0~AIN15 and AIN1/AIN2, comparison between AIN0~AIN15 and internal reference voltage, and comparison between AIN1/AIN2 and internal reference voltage, etc.
- (3). Optional, reset interrupt flag bCMP\_IF. Optional, if the interrupt mode is used, the interrupt needs to be enabled here.
- (4). You can inquire the status of the bCMPO bit at any time to obtain the results of the current comparator.
- (5). If the bCMP IF is changed into 1, it indicates that the result of the comparator has changed.

#### Touch-Key detection steps:

- (1). Set the bADC\_EN bit in ADC\_CFG register as 1, turn on ADC module, and set the bADC\_CLK0/1 selection frequency.
- (2). Set MASK ADC CHAN in ADC CHAN register, select touch key signal channel.
- (3). Select the appropriate charging impulse width according to the actual capacitance of the touch key, and

write into the TKEY\_CTRL register. The simple calculation formula is as follows (assume that the external capacitance of the touch key Ckey=25pF, assume VDD=5V, Fsys=12MHz, rough calculation):

count=(Ckey+Cint)\*0.7VDD/ITKEY/(2/Fsys)=(25p+15p)\*0.35\*5\*12M/50u=17 TKEY CTRL=count > 127 ? 127 : count

- (4). Optional, if the interrupt mode is used, the interrupt needs to be enabled here.
- (5). When the capacitor charge timing of the touch key is reached, CH549 will automatically set bADC START to start the ADC and measure the voltage on the capacitor
- (6). Wait for bTKEY\_ACT to be changed into 0, or bADC\_IF to be set to 1, it indicates that the result data can be read through ADC\_DAT after the charging and ADC conversion. The software then compares this value with that without any key, and determines whether the touch key is pressed or not according to the change in capacitance.
- (7). Shift to step (2) as required and select another touch key signal channel for detection.
- (8). If the actual capacitance of the touch key is greater than 40pF or the clock frequency is one of 48MHz and 6MHz, then the internal automatic discharge time may be insufficient, and it may be necessary to output the low level of the GPIO at about 1uS to realize full discharge of the above capacitance.

For the above selected external analog signal channel, the GPIO pin where it's located must be set in either high-impedance input mode or open-drain output mode and in output 1 state (equivalent to high-impedance input), Pn DIR PU[x]=0, and turn off the pull-up resistor and pull-down resistor.

### 16. USB controller

#### 16.1 USB controller introduction

CH549 is built-in with USB controller and USB transceiver, with the features as follows:

- (1). USB Host functions and USB Device functions;
- (2). USB 2.0 full speed 12Mbps and low speed 1.5Mbps;
- (3). USB control transmission, batch transmission, interrupt transmission, synchronous/real-time transmission;
- (4). Data packet of up to 64 bytes, built-in FIFO, interrupts and DMA.

The USB registers of CH549 are divided into 3 parts, some of which are reused in the host and device modes.

- (1). USB global registers;
- (2). USB device controller registers;
- (3). USB host controller registers;

#### 16.2 Global registers

Table 16.2.1 USB global registers (those marked in grey are controlled by bUC\_RESET\_SIE reset)

| Name       | Address | Description                                       | Reset value |
|------------|---------|---|-------------|
| USB_C_CTRL | 91h     | USB type-C configuration channel control register | 0000 0000Ь  |
| USB_INT_FG | D8h     | USB interrupt flag register                       | 0010 0000Ь  |
| USB_INT_ST | D9h     | USB interrupt state register (read only)          | 00xx xxxxb  |
| USB_MIS_ST | DAh     | USB miscellaneous state register (read only)      | xx10 1000b  |
| USB_RX_LEN | DBh     | USB receive length register (read only)           | 0xxx xxxxb  |

| USB_INT_EN | E1h | USB interrupt enable register | 0000 0000ь |
|------------|-----|-------------------------------|------------|
| USB_CTRL   | E2h | USB control register          | 0000 0110b |
| USB_DEV_AD | E3h | USB device address register   | 0000 0000Ь |

USB type-C configuration channel control register (USB\_C\_CTRL):

| Bit | Name         | Access | Description  | Reset value |
|-----|--------------|--------|--|-------------|
| 7   | bUCC_PD_MOD  | RW     | 1: Enable USB PD BMC protocol output mode of UCC1 and UCC2 pins. 0: Disable. | 0           |
| 6   | bUCC2_PD_EN  | RW     | 1: Enable the internal 5.1K pull-down resistor of UCC2 pin. 0: Disable.      | 0           |
| 5   | bUCC2_PU1_EN | RW     | Internal pull-up resistor of UCC2 pin control select high bit                | 0           |
| 4   | bUCC2_PU0_EN | RW     | Internal pull-up resistor of UCC2 pin control select low bit                 | 0           |
| 3   | bVBUS_PD_EN  | RW     | 1: Enable the internal 10K pull-down resistor of VBUS pin. 0: Disable.       | 0           |
| 2   | bUCC1_PD_EN  | RW     | 1: Enable the internal 5.1K pull-down resistor of UCC1 pin. 0: Disable.      | 0           |
| 1   | bUCC1_PU1_EN | RW     | Internal pull-up resistor of UCC1 pin control select high bit                | 0           |
| 0   | bUCC1_PU0_EN | RW     | Internal pull-up resistor of UCC1 pin control select low bit                 | 0           |

The pull-up resistor inside the UCCn pin is selected by bUCCn PU1 EN and bUCCn PU0 EN.

|              | 1            | <del> </del>  |
|--------------|--------------|---|
| bUCCn_PU1_EN | bUCCn_PU0_EN | Select the pull-up resistor inside the UCCn pin                           |
| 0            | 0            | Disable the internal pull-up resistor                                     |
| 0            | 1            | Enable internal $56K\Omega$ pull-up resistor, it indicates providing      |
|              |              | default USB current   |
| 1            | 0            | Enable internal $22K\Omega$ pull-up resistor, it indicates providing      |
|              | 0            | 1.5A current  |
| 1            | 1            | Enable internal $10K\Omega$ pull-up resistor, it indicates providing $3A$ |
|              | 1            | current   |

The above mentioned USB type-C pull-up resistor and pull-down resistor are independent from the Pn\_DIR\_PU port direction control and the port pull-up resistor controlled by the pull-up enable register, when a pin is used for USB type-C, the corresponding port pull-up resistor of the pin should be forbidden. It's recommended to enable the high impedance input mode of the pin (to avoid low level or high level output by the pin).

For detailed control and input detection of USB type-C configuration channels, please refer to USB type-C application commands and routines. For USB PD power transmission control and CRC processing, please refer to USB PD subprograms, application specifications and routines. The CH543 is recommended.

USB interrupt flag register (USB INT FG):

| Bit | Name     | Access | Description   | Reset value |
|-----|----------|--------|---|-------------|
| 7   | U_IS_NAK | RO     | In USB device mode: 1: NAK busy response is received during current USB | 0           |

|   |              |       | tuonomiosion   |   |  |
|---|--------------|-------|--|---|--|
|   |              |       | transmission.  |   |  |
|   |              |       | 0: No NAK response is received   |   |  |
|   |              |       | Current USB transmission DATA0/1 synchronous flag  | 0 |  |
| 6 | U TOG OK     | RO    | matching state   |   |  |
|   |              |       | 1: Synchronous, and the data is valid.   |   |  |
|   |              |       | 0: Asynchronous, and the data may be invalid   |   |  |
|   |              |       | Idle status bit of USB protocol processor  |   |  |
| 5 | U_SIE_FREE   | RO    | 0: Busy, and USB transmission is in progress.  | 1 |  |
|   |              |       | 1: USB in idle   |   |  |
|   |              |       | USB FIFO overflow interrupt flag bit   |   |  |
| 1 | THE EIEO OV  | RW    | 1: FIFO overflow interrupt.  | 0 |  |
| 4 | UIF_FIFO_OV  | KW    | 0: No interrupt. Directly write 0 to clear or write 1 to the                               | 0 |  |
|   |              |       | corresponding bit in the register  |   |  |
|   |              |       | SOF timing interrupt flag bit in USB host mode   |   |  |
|   |              |       | 1: SOF timing interrupt, triggered by SOF packet transmission                              | 0 |  |
| 3 | UIF_HST_SOF  | RW    | completion.  |   |  |
|   |              |       | 0: No interrupt. Directly write 0 to clear or write 1 to the                               |   |  |
|   |              |       | corresponding bit in the register.   |   |  |
|   |              |       | USB bus suspending or waking event interrupt flag bit                                      |   |  |
|   |              |       | 1: There is an interrupt, triggered by USB suspending event or                             |   |  |
| 2 | UIF SUSPEND  | RW    | waking event.  | 0 |  |
|   |              |       | 0: No interrupt. Directly write 0 to clear or write 1 to the                               | U |  |
|   |              |       | corresponding bit in the register.   |   |  |
|   |              |       | USB transmission completion interrupt flag bit   |   |  |
|   |              |       | 1: There is an interrupt, triggered by a USB transmission                                  |   |  |
| 1 | UIF TRANSFER | RW    | completion.  | 0 |  |
| 1 | OII_IRANSFER | 17.44 | 0: No interrupt. Directly write 0 to clear or write 1 to the                               |   |  |
|   |              |       | corresponding bit in the register.   |   |  |
|   |              |       | USB device connection or disconnection event interrupt flag                                |   |  |
|   |              |       | bit in USB host mode   |   |  |
|   |              |       |  |   |  |
| 0 | UIF_DETECT   | RW    | 1: There is an interrupt, triggered by detecting a USB device connection or disconnection. | 0 |  |
|   |              |       |  | 1 |  |
|   |              |       | 0: No interrupt. Directly write 0 to clear or write 1 to the                               |   |  |
|   |              |       | corresponding bit in the register.   |   |  |
|   |              |       | USB bus reset event interrupt flag bit in USB device mode                                  |   |  |
| 0 | UIF BUS RST  | RW    | 1: There is an interrupt, triggered by the USB bus reset event.                            | 0 |  |
|   | 511_B55_R51  |       | 0: No interrupt. Directly write 0 to clear or write 1 to the                               |   |  |
|   |              |       | corresponding bit in the register.   |   |  |

# USB interrupt state register (USB\_INT\_ST):

| Bit | Name        | Access | Description  | Reset value |
|-----|-------------|--------|--|-------------|
| 7   | bUIS_IS_NAK | RO     | In USB device mode, if the bit is 1, it indicates that NAK busy response is received during current USB transmission. The same as U_IS_NAK | 0           |

| 6     | bUIS_TOG_OK    | RO | Current USB transmission DatA0/1 synchronization flag matching state 1: Synchronous; 0: Asynchronous. The same as U TOG OK  | 0     |
|-------|----------------|----|---|-------|
| 5     | bUIS_TOKEN1    | RO | The token PID of the current USB transmission service identifies the high bit in device mode  | х     |
| 4     | bUIS_TOKEN0    | RO | The token PID of the current USB transmission service identifies the low bit in device mode   | Х     |
| [3:0] | MASK_UIS_ENDP  | RO | The endpoint number of the current USB transmission service in USB device mode 0000: Endpoint 0;; 1111: Endpoint15.   | xxxxb |
| [3:0] | MASK_UIS_H_RES | RO | The response PID identification of the current USB transmission service in USB host mode 0000: The device has no response or time out. Other values: Response PID | xxxxb |

BUIS\_TOKEN1 and bUIS\_TOKEN0 constitutes MASK\_UIS\_TOKEN, which is used to identify the token PID of the current USB transmission transaction in USB device mode: 00 represents OUT packet; 01 represents SOF packet; 10 represents IN packet; 11 represents SETUP packet.

USB miscellaneous state register (USB\_MIS\_ST):

| Bit | Name            | Access | Description   | Reset value |
|-----|-----------------|--------|---|-------------|
| 7   | bUMS_SOF_PRES   | RO     | SOF packet predictive state bit in USB host mode  1: SOF packet will be sent, and it will be automatically delayed if there are other USB data packet | X           |
| 6   | bUMS_SOF_ACT    | RO     | SOF packet transmission state in USB host mode 1: SOF packet is being sent; 0: The transmission is completed, or idle                                 | х           |
| 5   | bUMS_SIE_FREE   | RO     | Idle status bit of USB protocol processor  0: Busy, and USB transmission is in progress.  1: Idle. The same as U_SIE_FREE                             | 1           |
| 4   | bUMS_R_FIFO_RDY | RO     | USB receive FIFO data ready status bit 0: The receive FIFO is empty. 1: The receive FIFO is not empty.  | 0           |
| 3   | bUMS_BUS_RESET  | RO     | USB bus reset status bit 0: No USB bus reset at present. 1: USB bus reset is in progress  | 1           |
| 2   | bUMS_SUSPEND    | RO     | USB suspending status bit 0: USB activity at present. 1: There has been no USB activity for some time, and request to be suspended.                   | 0           |
| 1   | bUMS_DM_LEVEL   | RO     | In USB host mode, record the state of DM pin when the   | 0           |

|   |                 |    | USB device is just connected to the USB port      |   |
|---|-----------------|----|---|---|
|   |                 |    | 0: Low level.                                     |   |
|   |                 |    | 1: Hhigh level.                                   |   |
|   |                 |    | This bit is used to judge full speed or low speed |   |
|   |                 |    | USB device connection state bit in USB host mode  |   |
| 0 | bUMS_DEV_ATTACH | RO | 1: The port has been connected to the USB device. | 0 |
|   |                 |    | 0: Not connected.                                 |   |

# USB reception length register (USB\_RX\_LEN):

| Bit   | Name        | Access | Description  | Reset value |
|-------|-------------|--------|--|-------------|
| [7:0] | bUSB_RX_LEN | RO     | The number of bytes of the data received by the current USB endpoint | xxh         |

### USB interrupt enable register (USB\_INT\_EN):

| Bit | Name          | Access | Description   | Reset value |
|-----|---------------|--------|---|-------------|
| 7   | bUIE_DEV_SOF  | RW     | Enable USB device mode receive SOF packet interrupt.     Disable.                             | 0           |
| 6   | bUIE_DEV_NAK  | RW     | Enable USB device mode receive NAK interrupt.     Disable.                                    | 0           |
| 5   | Reserved      | RO     | Reserved  | 0           |
| 4   | bUIE_FIFO_OV  | RW     | Enable FIFO overflow interrupt.     Disable.  | 0           |
| 3   | bUIE_HST_SOF  | RW     | Enable USB host mode SOF timing interrupt.     Disable.                                       | 0           |
| 2   | bUIE_SUSPEND  | RW     | Enable USB bus suspend or wakeup event interrupt.     Disable.                                | 0           |
| 1   | bUIE_TRANSFER | RW     | Enable USB transmission completion interrupt.     Disable.                                    | 0           |
| 0   | bUIE_DETECT   | RW     | Enable USB device connection or disconnection event interrupt in USB host mode.      Disable. | 0           |
| 0   | bUIE_BUS_RST  | RW     | Enable USB bus reset event interrupt in USB device mode.      Disable.                        | 0           |

# USB control register (USB\_CTRL)

| Bit | Name          | Access | Description   | Reset value |
|-----|---------------|--------|---|-------------|
| 7   | bUC_HOST_MODE | RW     | USB working mode selection bit 0: Select USB device mode (DEVICE). 1: Select USB host mode (HOST) | 0           |
| 6   | bUC_LOW_SPEED | RW     | USB bus signal transmission rate selection bit  | 0           |

|   |               |       | 0: Select full speed 12Mbps.                                   |   |
|---|---------------|-------|--|---|
|   |               |       | 1: Select low speed 1.5Mbps                                    |   |
|   |               |       | In USB device mode, USB device enable and internal             |   |
| 5 | bUC DEV PU EN | RW    | pull-up resistor control bit.                                  | 0 |
| 3 | DOC_DEV_FO_EN | ΙζΨ   | 1: Enable USB device transmission and enable internal          | U |
|   |               |       | pull-up resistor   |   |
| 5 | bUC_SYS_CTRL1 | RW    | USB system control high bit                                    | 0 |
| 4 | bUC_SYS_CTRL0 | RW    | USB system control low bit                                     | 0 |
|   |               |       | Auto pause enable bit before the USB transmission              |   |
|   | bUC_INT_BUSY  | RW    | completion interrupt flag is reset                             | 0 |
| 3 |               |       | 1: It automatically pauses before the interrupt flag           |   |
| 3 |               |       | UIF_TRANSFER is reset, and replies to the busy NAK for         |   |
|   |               |       | the device mode.   |   |
|   |               |       | 0: Not pause.  |   |
|   |               |       | USB protocol processor software reset control bit              |   |
| 2 | bUC_RESET_SIE | RW    | 1: It is forced to reset the USB protocol processor and most   | 1 |
|   |               |       | of the USB control registers, which requires software to clear |   |
| 1 | MIC CIP ALI   | RW    | 1: Empty USB interrupt flag and FIFO, which requires           | 1 |
| 1 | bUC_CLR_ALL   | IX VV | software to clear  | 1 |
| 0 | HIC DMA EN    | RW    | 1: Enable USB DMA and DMA interrupt.                           | 0 |
| U | bUC_DMA_EN    | KW    | 0: Disable   | 0 |

bUC\_HOST\_MODE, bUC\_SYS\_CTRL1 and bUC\_SYS\_CTRL0 constitutes the USB system control combination:

| bUC_HOST_MODE | bUC_SYS_CTRL1 | bUC_SYS_CTRL0 | USB system control description                  |
|---------------|---------------|---------------|---|
| 0             | 0             | 0             | Disable USB device function, turn off internal  |
| U             | U             | U             | pull-up resistor                                |
| 0             | 0             | 1             | Enable USB device function, turn off internal   |
| U             | U             | 1             | pull-up, and external pull-up needs to be added |
|               |               |               | Enable USB device function, turn on internal    |
| 0             | 1             | X             | 1.5KΩ pull-up resistor                          |
|               |               |               | This pull-up resistor is prior to the pull-down |
|               |               |               | resistor, which also can be used in GPIO mode   |
| 1             | 0             | 0             | Select USB host mode, normal working state      |
| 1             | 0             | 1             | Select USB host mode, compulsory DP/DM          |
| 1             | 0             | 1             | output SE0 state                                |
| 1             | 1             | 0             | Select USB host mode, compulsory DP/DM          |
|               | 1             | 0             | output J state                                  |
| 1             | 1             | 1             | Select USB host mode, compulsory DP/DM          |
| 1             | 1             | 1             | output K state/wake up                          |

#### USB device address register (USB\_DEV\_AD):

| Bit | Name        | Access | Description  | Reset value |
|-----|-------------|--------|--|-------------|
| 7   | bUDA_GP_BIT | RW     | USB common flag bit, user-defined, and cleared or set by | 0           |

|       |               |    | software  |     |
|-------|---------------|----|---|-----|
| [6:0] | MASK_USB_ADDR | RW | In host mode, it is the address of the USB device being operated. In device mode, it is the address of the USB device | 00h |

#### 16.3 Device registers

In USB device mode, CH549 provides 5 sets of bidirectional endpoints, including endpoint0, endpoint1, endpoint2, endpoint3, and endpoint4. The maximum data packet length of all endpoints is 64 bytes.

Endpoint0 is the default endpoint and supports control transfer. Transmission and reception share a 64-byte data buffer area.

Endpoint1, endpoint2, endpoint3 each includes a transmission endpoint IN and a reception endpoint OUT. The transmission and the reception each has a separate 64-byte buffer or double 64-byte data buffer respectively, and they support control transmission, batch transmission, interrupt transmission, and real-time/synchronous transmission.

Endpoint4 includes a transmission endpoint IN and a reception endpoint OUT. The transmission and the reception each has a separate 64-byte data buffer respectively, supporting control transmission, batch transmission, interrupt transmission, and real-time/synchronous transmission.

Each group of endpoints has a control register (UEPn\_CTRL) and a length transmission register UEPn\_T\_LEN(n=0/1/2/3/4), which are used to set the synchronization trigger bit of endpoint, the response to OUT transactions and IN transactions and the length of data to be sent.

As the necessary USB bus pull-up resistor of USB device, it can be set whether to be enabled by the software at any time. When bUC\_DEV\_PU\_EN in the USB control register (USB\_CTRL) is set to 1, CH549 will internally connect the pull-up resistor with the DP pin or DM pin of the USB bus based on bUD LOW SPEED and enable the USB device function.

When a USB bus reset, USB bus suspend or wakeup event is detected, or when the USB successfully processes either data transmission or reception, the USB protocol processor will set corresponding interrupt flag and generate an interrupt request. The application program can directly query or query and analyze the interrupt flag register USB INT FG in the USB interrupt service program, and perform corresponding processing according to UIF BUS RST and UIF SUSPEND. In addition, if UIF TRANSFER is valid, it is required to continue to analyze the USB interrupt state register USB INT ST, and perform the corresponding processing according to the current endpoint number MASK UIS ENDP and the current transaction token PID identifier MASK UIS TOKEN. If the synchronization trigger bit bUEP R TOG of OUT transaction of each endpoint is set in advance, you can judge whether the synchronization trigger bit of the data packet received matches the synchronization trigger bit of the endpoint through U TOG OK or bUIS TOG OK. If the data is synchronized, the data is valid. If the data is not synchronized, the data should be discarded. After the USB transmit or receive interrupt is processed each time, the synchronization trigger bit of corresponding endpoint should be modified correctly to synchronize the data packet sent next time and detect whether the data packet received next time is synchronized. In addition, bUEP AUTO TOG can be set to automatically flip the corresponding synchronization trigger bit after successful transmission or reception.

The data to be sent by each endpoint is in their own buffer, and the length of the data to be sent is independently set in UEPn T LEN. The data received by each endpoint is in their own buffer, but the

length of the data received is in the USB reception length register USB\_RX\_LEN, and it can be distinguished according to the current endpoint number when the USB is receiving an interrupt.

Table 16.3.1 USB device registers (those marked in grey are controlled by RB\_UC\_RESET\_SIE reset)

|               |         | ·  | _ /         |
|---------------|---------|--|-------------|
| Name          | Address | Description                                | Reset value |
| UDEV_CTRL     | D1h     | USB device physical port control register  | 00xx 0000b  |
| UEP1_CTRL     | D2h     | Endpoint1 control register                 | 0000 0000Ь  |
| UEP1_T_LEN    | D3h     | Endpoint1 transmission length register     | 0xxx xxxxb  |
| UEP2_CTRL     | D4h     | Endpoint2 control register                 | 0000 0000Ь  |
| UEP2_T_LEN    | D5h     | Endpoint2 transmission length register     | 0000 0000Ь  |
| UEP3_CTRL     | D6h     | Endpoint3 control register                 | 0000 0000Ь  |
| UEP3_T_LEN    | D7h     | Endpoint3 transmission length register     | 0xxx xxxxb  |
| UEP0_CTRL     | DCh     | Endpoint0 control register                 | 0000 0000Ь  |
| UEP0_T_LEN    | DDh     | Endpoint0 transmission length register     | 0xxx xxxxb  |
| UEP4_CTRL     | DEh     | Endpoint4 control register                 | 0000 0000Ь  |
| UEP4_T_LEN    | DFh     | Endpoint4 transmission length register     | 0xxx xxxxb  |
| UEP4_1_MOD    | EAh     | Endpoint1/4 mode control register          | 0000 0000b  |
| UEP2_3_MOD    | EBh     | Endpoint2/3 mode control register          | 0000 0000Ь  |
| UEP0_DMA_H    | EDh     | Endpoint0&4 buffer start address high byte | 0000 0xxxb  |
| UEP0_DMA_L    | ECh     | Endpoint0&4 buffer start address low byte  | xxxx xxxxb  |
| LIEDO DMA     | ECh     | 16-bit SFR consists of UEP0_DMA_L and      | 0xxxh       |
| UEP0_DMA      | ECII    | UEP0_DMA_H                                 |             |
| UEP1_DMA_H    | EFh     | Endpoint1 buffer start address high byte   | 0000 0xxxb  |
| UEP1_DMA_L    | EEh     | Endpoint1 buffer start address low byte    | xxxx xxxxb  |
| UEP1 DMA      | EEh     | 16-bit SFR consists of UEP1_DMA_L and      | 0xxxh       |
| OLI I_DMA     | EEII    | UEP1_DMA_H                                 |             |
| UEP2_DMA_H    | E5h     | Endpoint2 buffer start address high byte   | 0000 0xxxb  |
| UEP2_DMA_L    | E4h     | Endpoint2 buffer start address low byte    | xxxx xxxxb  |
| UEP2 DMA      | E4h     | 16-bit SFR consists of UEP2_DMA_L and      | 0xxxh       |
| CEI Z_DIVII I | Lin     | UEP2_DMA_H                                 |             |
| UEP3_DMA_H    | E7h     | Endpoint3 buffer start address high byte   | 0000 0xxxb  |
| UEP3_DMA_L    | E6h     | Endpoint3 buffer start address low byte    | xxxx xxxxb  |
| UEP3 DMA      | E6h     | 16-bit SFR consists of UEP3_DMA_L and      | 0xxxh       |
| OBI S_BIIII   | Lon     | UEP3_DMA_H                                 |             |

USB device physical port control register (UDEV\_CTRL), controlled by bUC\_RESET\_SIE reset:

| Bit | Name       | Access | Description  | Reset value |
|-----|------------|--------|--|-------------|
| 7   | bUD_PD_DIS | RW     | USB device port UDP/UDM pin internal pull-down resistor disable bit  1: Disable the internal pull-down resistor.  0: Enable the internal pull-down resistor.  This bit also can be used in GPIO mode to provide pull-down resistor | 0           |

| 6 | Reserved      | RO | Reserved  | 0 |
|---|---------------|----|---|---|
|   |               |    | Current UDP pin status                                    |   |
| 5 | bUD_DP_PIN    | RO | 0: Low level;   | x |
|   |               |    | 1: High level.  |   |
|   |               |    | Current UDM pin status                                    |   |
| 4 | bUD_DM_PIN    | RO | 0: Low level;   | x |
|   |               |    | 1: High level.  |   |
| 3 | Reserved      | RO | Reserved  | 0 |
|   |               |    | USB device physical port low speed mode enable bit        |   |
| 2 | bUD_LOW_SPEED | RW | 1: Select 1.5Mbps low speed mode.                         | 0 |
|   |               |    | 0: Select 12Mbps full speed mode.                         |   |
| 1 | LUD OD DIT    | DW | USB device mode common flag bit, user-defined. Cleared or | 0 |
| 1 | bUD_GP_BIT    | RW | set by software   | 0 |
|   |               |    | USB device physical port enable bit                       |   |
| 0 | bUD_PORT_EN   | RW | 1: Enable the physical port.                              | 0 |
|   |               |    | 0: Disable the physical port.                             |   |

# Endpoint n control register (UEPn\_CTRL):

| Bit | Name          | Access | Description  | Reset value |
|-----|---------------|--------|--|-------------|
| 7   | bUEP_R_TOG    | RW     | The synchronization trigger bit expected by the receiver of USB endpoint n (handle SETUP/OUT services).  0: Expected DATA0.  1: Expected DATA1.  | 0           |
| 6   | bUEP_T_TOG    | RW     | The synchronization trigger bit prepared by the transmitter of USB endpoint n (handle IN services).  0: Transmit DATA0.  1: Transmit DATA1.  | 0           |
| 5   | Reserved      | RO     | Reserved   | 0           |
| 4   | bUEP_AUTO_TOG | RW     | Synchronization trigger bit automatic toggle enable  1: Automatic turnonver of the corresponding synchronization trigger bit after successful transmission or reception.  0: No automatic turnover, but manual switch is allowed. Only support single-receiving or single-sending modes with endpoint 1/2/3. It is not supported if RX EN and TX EN are both 1 for the same endpoint | 0           |
| 3   | bUEP_R_RES1   | RW     | Response control high bit by the receiver of endpoint n to SETUP/OUT services  | 0           |
| 2   | bUEP_R_RES0   | RW     | Response control low bit by the receiver of endpoint n to SETUP/OUT services   | 0           |
| 1   | bUEP_T_RES1   | RW     | Response control high bit by the transmitter of endpoint n to IN services  | 0           |
| 0   | bUEP_T_RES0   | RW     | Response control low bit by the transmitter of endpoint n to IN services   | 0           |

MASK\_UEP\_R\_RES, consisting of bUEP\_R\_RES1 and bUEP\_R\_RES0, is used to control the response of the receiver of endpoint n to the SETUP/OUT services: 00 represents reply ACK or ready. 01 represents timeout/no response, which is used to realize real-time/synchronous transmission of non-endpoint 0. 10 represents reply NAK or busy. 11 represents reply STALL or error.

MASK\_UEP\_T\_RES, consisting of bUEP\_T\_RES1 and bUEP\_T\_RES0, is used to control the response of the transmitter of endpoint n to the IN services: 00 represents reply DATA0/DATA1 or data ready or expected ACK. 01 represents reply DATA0/DATA1 and expected no response, which is used to realize real-time/synchronous transmission of non-endpoint 0. 10 represents reply NAK or busy. 11 represents reply STALL or error.

Endpoint n transmission length register (UEPn T LEN):

| Bit   | Name        | Access | Description   | Reset<br>value |
|-------|-------------|--------|---|----------------|
| [7:0] | bUEPn_T_LEN | DIV    | Set the number of data bytes that USB endpoint n is ready to send (n=0/1/3/4) | xxh            |
|       | bUEP2_T_LEN | RW     | Set the number of data bytes that USB endpoint 2 is ready to send             | 00h            |

USB endpoint1/4 mode control register (UEP4 1 MOD):

| Bit   | Name          | Access | Description   | Reset value |
|-------|---------------|--------|---|-------------|
| 7     | bUEP1_RX_EN   | RW     | 0: Disable endpoint1 reception.     1: Enable endpoint1 reception (OUT).      | 0           |
| 6     | bUEP1_TX_EN   | RW     | 0: Disable endpoint1 transmission.     1: Enable endpoint1 transmission (IN). | 0           |
| 5     | Reserved      | RO     | Reserved  | 0           |
| 4     | bUEP1_BUF_MOD | RW     | Endpoint1 data buffer mode control bit  | 0           |
| 3     | bUEP4_RX_EN   | RO     | 0: Disable endpoint4 reception.     1: Enable endpoint4 reception (OUT).      | 0           |
| 2     | bUEP4_TX_EN   | RW     | Disable endpoint4 transmission.     Enable endpoint4 transmission (IN).       | 0           |
| [1:0] | Reserved      | RO     | Reserved  | 00b         |

The data buffer modes of USB endpoint0/4 are controlled by a combination of bUEP4\_RX\_EN and bUEP4\_TX\_EN, refer to the following table.

Table 16.3.2 Endpoint0/4 buffer mode

| bUEP4_RX_EN | bUEP4_TX_EN | Structure description: arrange from low to high with UEP0 DMA as the start address                     |
|-------------|-------------|--|
| 0           | 0           | Endpoint0 single 64-byte transmit/receive shared buffer (IN and OUT)                                   |
| 1           | 0           | Endpoint0 single 64-byte transmit/receive shared buffer. Endpoint4 single 64-byte receive buffer (OUT) |
| 0           | 1           | Endpoint0 single 64-byte transmit/receive shared buffer. Endpoint4 single 64-byte transmit buffer (IN) |

|   |   | Endpoint0 single 64-byte transmit/receive shared buffer. Endpoint4     |
|---|---|--|
|   |   | single 64-byte receive buffer (OUT). Endpoint4 single 64-byte transmit |
| 1 | 1 | buffer (IN). All 192 bytes are arranged as follows:                    |
| 1 | 1 | UEP0_DMA+0 address: endpoint0 transceiver;                             |
|   |   | UEP0_DMA+64 address: endpoint4 receiver;                               |
|   |   | UEP0_DMA+128: endpoint4 transmitter.                                   |

USB endpoint2/3 mode control register (UEP2\_3\_MOD):

| Bit | Name           | Access | Description                             | Reset value |
|-----|----------------|--------|---|-------------|
| 7   | bUEP3_RX_EN    | RW     | 0: Disable endpoint3 reception.         | 0           |
|     |                |        | 1: Enable endpoint3 reception (OUT).    |             |
| 6   | bUEP3 TX EN    | RW     | 0: Disable endpoint3 transmission.      | 0           |
|     |                |        | 1: Enable endpoint 3 transmission (IN). |             |
| 5   | Reserved       | RO     | Reserved                                | 0           |
| 4   | bUEP3_BUF_MOD  | RW     | Endpoint3 data buffer mode control bit  | 0           |
| 3   | LUED' DV EN    | RO     | 0: Disable endpoint2 reception.         | 0           |
| 3   | bUEP2_RX_EN RO | KO     | 1: Enable endpoint2 reception (OUT).    | U           |
| 2   | LUEDO TV EN    | RW     | 0: Disable endpoint2 transmission.      | 0           |
|     | bUEP2_TX_EN    | KW     | 1: Enable endpoint2 transmission (IN).  | U           |
| 1   | Reserved       | RO     | Reserved                                | 0           |
| 0   | bUEP2_BUF_MOD  | RW     | Endpoint2 data buffer mode control bit  | 0           |

The data buffer modes of USB endpoint1/2/3 are controlled by a combination of bUEPn\_RX\_EN, bUEPn\_TX\_EN and bUEPn\_BUF\_MOD(n=1/2/3) respectively, refer to the following table. In the double-64 byte buffer mode, the first 64 bytes buffer will be selected based on bUEP\_\*\_TOG=0 and the last 64 bytes buffer will be selected based on bUEP\_\*\_TOG=1 during USB data transmission to realize automatic switch.

Table 16.3.3 Endpoint n buffer mode (n=1/2/3)

| bUEPn_RX_EN | bUEPn_TX_EN | bUEPn_BUF_MOD | Structure description: arrange from low to high with UEPn_DMA as the start address |
|-------------|-------------|---------------|--|
| 0           | 0           | X             | Endpoint is disabled, and the UEPn_DMA buffer is not used                          |
| 1           | 0           | 0             | Single 64-byte receive buffer (OUT)  |
| 1           | 0           | 1             | Double 64-byte receive buffers, selected by  |
| _           | Ů           | 1             | bUEP_R_TOG.  |
| 0           | 1           | 0             | Single 64-byte transmit buffer (IN)  |
| 0           | 1           | 1             | Double 64-byte transmit buffers, selected by bUEP_T_TOG.                           |
| 1           | 1           | 0             | Single 64-byte receive buffer (OUT). Single  |
| 1           | 1           | · ·           | 64-byte transmit buffer (IN)   |
|             |             |               | Double 64-byte receive buffers, selected by  |
| 1           | 1           | 1             | bUEP_R_TOG. Double 64-byte transmit buffers,                                       |
|             |             |               | selected by bUEP_T_TOG.  |

| All 256 bytes are arranged as follows:     |
|--|
| UEPn_DMA+0 address: endpoint receiver      |
| when bUEP_R_TOG=0;                         |
| UEPn_DMA+64 address: endpoint receiver     |
| when bUEP_R_TOG=1;                         |
| UEPn_DMA+128 address: endpoint transmitter |
| when bUEP_T_TOG=0;                         |
| UEPn_DMA+192 address: endpoint transmitter |
| when bUEP_T_TOG=1                          |

USB endpoint n buffer start address (UEPn DMA)(n=0/1/2/3):

| Bit   | Name       | Access | Description   | Reset value |
|-------|------------|--------|---|-------------|
| [7:0] | UEPn_DMA_H | RW     | Endpoint n buffer start address high byte, only the lower 3 bits are valid, and the higher 5 bits are fixed to be 0 | 0xh         |
| [7:0] | UEPn_DMA_L | RW     | Endpoint n buffer area start address low byte   | xxh         |

Note: the length of the buffer that receives data >= min (maximum data packet length possibly received + 2 bytes, 64 bytes)

#### 16.4 Host registers

In USB host mode, CH549 provides 1 set of bidirectional host endpoints, including a transmission endpoint (OUT) and a reception endpoint (IN). The maximum data packet length is 64 bytes, supporting control transmission, batch transmission, interrupt transmission, and real-time/synchronous transmission.

Each USB transaction initiated by host endpoint, and it will automatically set the interrupt flag UIF\_TRANSFER after processing. The application program can directly query or query and analyze the interrupt flag register USB\_INT\_FG in the USB interrupt service program, and perform corresponding processing according to each interrupt flag. In addition, if UIF\_TRANSFER is valid, it is required to continue to analyze the USB interrupt state register (USB\_INT\_ST), and perform the corresponding processing according to the response PID identification (MASK\_UIS\_H\_RES) of the current USB transmission transaction.

If the synchronization trigger bit (bUH\_R\_TOG) of IN transaction of host reception endpoint is set in advance, you can judge whether the synchronization trigger bit of the data packet received matches the synchronization trigger bit of the endpoint through U\_TOG\_OK or bUIS\_TOG\_OK. If the data is synchronized, the data is valid. If the data is not synchronized, the data should be discarded. After the USB transmit or receive interrupt is processed each time, the synchronization trigger bit of corresponding host endpoint should be modified correctly to synchronize the data packet sent next time and detect whether the data packet received next time is synchronized. In addition, bUEP\_AUTO\_TOG can be set to automatically flip the corresponding synchronization trigger bit after successful transmission or reception.

USB host token setting register (UH\_EP\_PID) is the reuse of the USB endpoint 2 control register in USB device mode, which is used to set the endpoint number of the target device being operated and the token PID packet identification of the USB transmission transaction. The data corresponding to the SETUP token and OUT token is provided by the host transmission endpoint. The data to be sent is in the UH\_TX\_DMA buffer, and the length of the data to be sent is set in UH\_TX\_LEN. The data corresponding to the IN token is returned by the target device to the host reception endpoint, the received data is stored in the

UH\_RX\_DMA buffer, and the length of the received data is stored in USB\_RX\_LEN.

Table 16.4.1 USB host registers (those marked in grey are controlled by RB\_UC\_RESET\_SIE reset)

| Name        | Address | Description                                      | Reset value |
|-------------|---------|--|-------------|
| UHOST_CTRL  | D1h     | Physical port control register of USB host       | 00xx 0000b  |
| UH_SETUP    | D2h     | USB host auxiliary setting register              | 0000 0000Ь  |
| UH_RX_CTRL  | D4h     | USB host reception endpoint control register     | 0000 0000Ь  |
| UH_EP_PID   | D5h     | USB host token setting register                  | 0000 0000Ь  |
| UH_TX_CTRL  | D6h     | USB host transmission endpoint control register  | 0000 0000Ь  |
| UH_TX_LEN   | D7h     | USB host transmission length register            | 0xxx xxxxb  |
| UH_EP_MOD   | EBh     | USB host endpoint mode control register          | 0000 0000Ь  |
| UH_RX_DMA_H | E5h     | USB host receive buffer start address high byte  | 0000 0xxxb  |
| UH_RX_DMA_L | E4h     | USB host receive buffer start address low byte   | xxxx xxxxb  |
| UH RX DMA   | E4h     | UH_RX_DMA_L and UH_RX_DMA_H constitute a         | 0xxxh       |
| UII_KA_DWA  | E411    | 16-bit SFR                                       |             |
| UH_TX_DMA_H | E7h     | USB host transmit buffer start address high byte | 0000 0xxxb  |
| UH_TX_DMA_L | E6h     | USB host transmit buffer start address low byte  | xxxx xxxxb  |
| UH TX DMA   | E6h     | UH_TX_DMA_L and UH_TX_DMA_H constitute a         | 0xxxh       |
|             | E6h     | 16-bit SFR                                       |             |

USB host physical port control register (UHOST\_CTRL), controlled by bUC\_RESET\_SIE reset:

| Bit | Name          | Access | Description  | Reset value |
|-----|---------------|--------|--|-------------|
| 7   | bUH_PD_DIS    | RW     | USB host port UDP/UDM pin internal pull-down resistor disable bit  1: Disable the internal pull-down resistor.  0: Enable the internal pull-down resistor.  It also can be used in GPIO mode to provide pull-down resistor | 0           |
| 6   | Reserved      | RO     | Reserved   | 0           |
| 5   | bUH_DP_PIN    | RO     | Current UDP pin status  0: Low level;  1: High level.  | X           |
| 4   | bUH_DM_PIN    | RO     | Current UDM pin status 0: Low level; 1: High level.  | X           |
| 3   | Reserved      | RO     | Reserved   | 0           |
| 2   | bUH_LOW_SPEED | RW     | USB host port low speed mode enable bit  1: Select 1.5Mbps low speed mode.  0: Select 12Mbps full speed mode.  | 0           |
| 1   | bUH_BUS_RESET | RW     | USB host port bus reset control bit  1: Force the host port to output USB bus reset.  0: End output.   | 0           |
| 0   | bUH_PORT_EN   | RW     | USB host port enable bit 0: Disable the host port.   | 0           |

|  | 1: Enable the host port.                              |  |
|--|---|--|
|  | The bit is reset automatically when the USB device is |  |
|  | disconnected  |  |

# USB host auxiliary setting register (UH\_SETUP):

| Bit   | Name           | Access | Description   | Reset value |
|-------|----------------|--------|---|-------------|
| 7     | bUH_PRE_PID_EN | RW     | Low speed preamble packet PRE PID enable bit  1: Enable the USB host to communicate with the low speed USB device via external HUB.  0: Disable the low speed preamble packet, and there should be no HUB between the USB host and low speed USB device | 0           |
| 6     | bUH_SOF_EN     | RW     | Automatic generation of SOF packet enable bit  1: USB host automatically generates the SOF packet.  0: No SOF packet generated automatically, but it can be generated manually  | 0           |
| [5:0] | Reserved       | RO     | Reserved  | 00h         |

### USB host reception endpoint control register (UH\_RX\_CTRL):

| Bit   | Name           | Access  | Description  | Reset value |
|-------|----------------|---|--|-------------|
| 7     | bUH_R_TOG      | RW Synchronization trigger bit expected by the receiver of USB host (handle IN services). 0: Expected DATA0. 1: Expected DATA1. |  | 0           |
| [6:5] | Reserved       | RO  | Reserved   |             |
| 4     | bUH_R_AUTO_TOG | RW  | Auto toggle bUH_R_TOG enable control bit  1: Auto turnover of the bUH_R_TOG flag after successfully received by USB host.  0: No auto turnover, but manual switch is allowed                       | 0           |
| 3     | Reserved       | RO  | Reserved   | 0           |
| 2     | bUH_R_RES      | RW  | Response control bit of USB host receiver for IN transaction  0: Reply ACK or ready.  1: No reponse, which is used for real-time/synchronous transmission with non-endpoint 0 of the target device | 0           |
| [1:0] | Reserved       | RO  | Reserved   | 00b         |

### USB host token setting register (UH\_EP\_PID):

| Bit   | Name          | Access | Description  | Reset value |
|-------|---------------|--------|--|-------------|
| [7:4] | MASK_UH_TOKEN | RW     | Set the token PID packet identification of this USB transmission transaction | 0000Ь       |

| [3:0] | MASK_UH_ENDP | RW | Set the endpoint number of the target device being operated this time | 0000ь |  |
|-------|--------------|----|---|-------|--|
|-------|--------------|----|---|-------|--|

### USB host transmission endpoint control register (UH\_TX\_CTRL):

| Bit   | Name   | Access | Description   | Reset value |
|-------|--|--------|---|-------------|
| 7     | Reserved   | RO     | Reserved  | 0           |
| 6     | bUH_T_TOG  | RW     | Synchronization trigger bit prepared by the transmitter of USB host (handle SETUP/OUT services).  0: Transmit DATA0.  1: Transmit DATA1.  |             |
| 5     | Reserved   | RO     | Reserved  |             |
| 4     | bUH_T_AUTO_TOG   | RW     | Auto toggle bUH_T_TOG enable control bit  1: Auto turnover of the bUH_T_TOG flag after successfully transmitted by the USB host.  0: No auto turnover, but manual switch is allowed | 0           |
| [3:1] | Reserved   | RO     | Reserved  | 000b        |
| 0     | BUH_T_RES  RW  Response control bit of USB host transmitter for SETUP/OUT transaction  0: Expect reply ACK or ready.  1: Expect no reponse, which is used for real-time/synchronous transmission with non-endpoint |        | SETUP/OUT transaction 0: Expect reply ACK or ready.   | 0           |

# USB host length transmission register (UH\_TX\_LEN):

| Bit   | Name      | Access | Description   | Reset value |
|-------|-----------|--------|---|-------------|
| [7:0] | UH_TX_LEN | RW     | Set the number of data bytes that USB host transmission endpoint is ready to send | xxh         |

# USB host endpoint mode control register (UH\_EP\_MOD):

| Bit | Name            | Access   | Description  | Reset value |
|-----|-----------------|--|--|-------------|
| 7   | Reserved        | RO   | Reserved   | 0           |
| 6   | bUH_EP_TX_EN    | RW   | 0: Disable the USB host transmission endpoint to transmit data.  1: Enable the USB host transmission endpoint to transmit data (SETUP/OUT) |             |
| 5   | Reserved        | RO   | Reserved   |             |
| 4   | bUH_EP_TBUF_MOD | I_EP_TBUF_MOD RW USB host transmission endpoint data buffer mode control bit |  | 0           |
| 3   | bUH_EP_RX_EN    | RO   | Disable the USB host reception endpoint to receive data.  1: Enable the USB host reception endpoint to receive                             | 0           |

|       |                 |    | data (IN)  |     |
|-------|-----------------|----|--|-----|
| [2:1] | Reserved        | RO | Reserved   | 00b |
| 0     | bUH_EP_RBUF_MOD | RW | USB host reception endpoint data buffer mode control bit | 0   |

The data buffer modes of USB host transmission endpoint are controlled by a combination of bUH\_EP\_TX\_EN and bUH\_EP\_TBUF\_MOD, refer to the following table.

Table 16.4.2 Host transmit buffer mode

| bUH_EP_TX_EN | bUH_EP_TBUF_MOD | Structure description: Take UH_TX_DMA as the start address |
|--------------|-----------------|--|
| 0            | X               | Endpoint is disabled, and UH_TX_DMA buffer is not used     |
| 1            | 0               | Single 64-byte transmit buffer (SETUP/OUT)                 |
|              |                 | Double 64-byte transmit buffers, selected by bUH_T_TOG:    |
| 1            | 1               | When bUH_T_TOG=0, select the first 64 bytes of the buffer. |
|              |                 | When bUH_T_TOG=1, select the last 64 bytes of the buffer   |

The data buffer modes of USB host reception endpoint are controlled by a combination of bUH\_EP\_RX\_EN and bUH\_EP\_RBUF\_MOD, refer to the following table.

Table 16.4.3 Host receive buffer mode

| bUH_EP_RX_EN | bUH_EP_RBUF_MOD | Structure description: Take UH_RX_DMA as the start address |  |  |
|--------------|-----------------|--|--|--|
| 0            | X               | Endpoint is disabled, and UH_RX_DMA buffer is not used     |  |  |
| 1            | 0               | Single 64-byte receive buffer (IN)                         |  |  |
|              |                 | Double 64-byte receive buffers, selected by bUH_R_TOG:     |  |  |
| 1            | 1               | When bUH_R_TOG=0 select the first 64 bytes of the buffer.  |  |  |
|              |                 | When bUH_R_TOG=1, select the last 64 bytes of the buffer   |  |  |

#### USB host receive buffer start address (UH\_RX\_DMA)

| Bit   | Name        | Access | Description   | Reset value |
|-------|-------------|--------|---|-------------|
| [7:0] | UH_RX_DMA_H | RW     | USB host receive buffer start address high byte, only the lower 3 bits are valid, and the higher 5 bits are fixed to be 0 | 0xh         |
| [7:0] | UH_RX_DMA_L | RW     | USB host receive buffer start address low byte  | xxh         |

#### USB host transmit buffer start address (UH TX DMA):

| Bit   | Name        | Access | Description   | Reset value |
|-------|-------------|--------|---|-------------|
| [7:0] | UH_TX_DMA_H | RW     | USB host transmit buffer start address high byte, only the lower 3 bits are valid, and the higher 5 bits are fixed to 0 | 0xh         |
| [7:0] | UH_TX_DMA_L | RW     | USB host transmit buffer start address low byte   | xxh         |

# 17. Parameters

### 17.1 Absolute maximum ratings

Stresses at or above the absolute maximum ratings listed in the table below may cause permanent damage to the device.

| Symbol |   | Parameter description  | Min. | Max.    | Unit                 |
|--------|---|--|------|---------|----------------------|
|        |   | Fsys<40MHz   | -40  | 85      | °C                   |
| TA     | Operating ambient   | Fsys=48MHz and bLDO_CORE_VOL=1 (if necessary)                          | -40  | 70      | °C                   |
|        | temperature   | Fsys=48MHz and bLDO_CORE_VOL=0   | -20  | 70      | °C                   |
| TAROM  | Ambient ten   | Ambient temperature for Flash-ROM/EEPROM write operation (recommended) |      | 85      | °C                   |
| TS     |   | Ambient temperature during storage                                     | -55  | 125     | $^{\circ}\mathrm{C}$ |
| VDD    | Supply voltage (VDD is connected to power, GND to ground) |  | -0.4 | 7.0     | V                    |
| V33    |   | Internal USB supply voltage  |      | VDD+0.4 | V                    |
| VIO    | Voltage on input/output pins                              |  | -0.4 | VDD+0.4 | V                    |
| VIOU   |   | Voltage on UDP/UDM pin   | -0.4 | V33+0.4 | V                    |
| VIOHV  |   | Voltage on P5.5/HVOD pin   | -0.4 | 13      | V                    |

### 17.2 Electrical characteristics (5V)

Test conditions: TA=25°C, VDD=5V, Fsys=12MHz

| Symbol   | Parameter description  |  | Min.    | Тур. | Max. | Unit |
|----------|--|--|---------|------|------|------|
| VDD5     | VDD pin supply voltage   | V33 is only connects to a capacitor externally | 3.7     | 5    | 6.5  | V    |
|          | Internal power regulator output voltage                                      | TA=-15~65°C                                    | 3.23    | 3.3  | 3.37 | V    |
| V33      | (Automatically short<br>connected to VDD during<br>sleep)                    | TA=-40~85°C                                    | 3.2     | 3.3  | 3.4  | V    |
| ICC48M5  | Total supply current w   | when Fsys=48MHz                                | 6.3     | 7.4  |      | mA   |
| ICC12M5  | Total supply current when Fsys=12MHz   |  | 2.5     | 3.0  |      | mA   |
| ICC750K5 | Total supply current when Fsys=750KHz  |  | 1.4     | 1.6  |      | mA   |
| ISLP5    | Total supply current after standby/normal sleep                              |  |         | 1.1  | 1.4  | mA   |
| ISLP5L   | Total supply current after power off/deep sleep bLDO_3V3_OFF=1, LDO disabled |  |         | 4    | 13   | uA   |
| IADC5    | ADC operating current  |  |         | 200  | 800  | uA   |
| ICMP5    | CMP operating current  |  |         | 100  | 500  | uA   |
| ITKEY5   | Touch key capacitance charging current                                       |  | 35      | 50   | 70   | uA   |
| VIL5     | Input low level voltage  |  | 0       |      | 1.2  | V    |
| VIH5     | Input high level voltage   |  | 2.4     |      | VDD  | V    |
| VOL5     | Output low level voltage (I <sub>IL</sub> =15mA)                             |  |         |      | 0.4  | V    |
| VOH5     | Output high level voltage (I <sub>OH</sub> =6mA)                             |  | VDD-0.4 |      |      | V    |

| VOH5U | UDP/UDM high level output voltage (I <sub>OH</sub> =8mA)    | V33-0.4 |     |      | V  |
|-------|---|---------|-----|------|----|
| VHVOD | Voltage on P5.5/HVOD pin (not output/high impedance)        |         |     | 12.6 | V  |
| IIN   | Input current without pull-up resistor                      | -5      | 0   | 5    | uA |
| IDN5  | Input current with pull-down resistor                       | -35     | -70 | -140 | uA |
| IUP5  | Input current with pull-up resistor                         | 35      | 70  | 140  | uA |
| IUP5X | Input current with pull-up resistor from low to high        | 250     | 400 | 600  | uA |
| Rsw5  | ON resistance of the analog switch of ADC and other modules | 500     | 700 | 1350 | Ω  |
| Vpot  | Power on reset threshold                                    | 2.3     | 4.0 | 4.6  | V  |

# 17.3 Electrical characteristics (3.3V)

Test conditions: TA=25°C, VDD=V33=3.3V, Fsys=12MHz

| Symbol   |  | Min.   | Тур.    | Max. | Unit |    |
|----------|--|--|---------|------|------|----|
| VDD3     | VDD pin<br>Power supply                                    | V33 connected to VDD, and turn on USB                              | 3.0     | 3.3  | 3.6  | V  |
| VDD3     | voltage  | V33 connected to VDD, and turn off USB                             | 2.7     | 3.3  | 3.6  | V  |
| ICC48M3  | Total su   | oply current when Fsys=48MHz                                       | 6.3     | 7.4  |      | mA |
| ICC12M3  | Total su   | oply current when Fsys=12MHz                                       | 2.5     | 3.0  |      | mA |
| ICC750K3 | Total sup  | oply current when Fsys=750KHz                                      | 1.4     | 1.6  |      | mA |
| ISLP3    | Total supply   | current after standby/normal sleep                                 |         | 1.1  | 1.3  | mA |
| ISLP3L   |  | o_3V3_OFF=1, turn off LDO,<br>y current after power off/deep sleep |         | 2    | 9    | uA |
| IADC3    |  | ADC operating current  |         | 180  | 700  | uA |
| ICMP3    |  |  | 70      | 300  | uA   |    |
| ITKEY3   | Touch key capacitance charging current                     |  | 35      | 50   | 70   | uA |
| VIL3     | Input low level voltage                                    |  | 0       |      | 0.8  | V  |
| VIH3     | Input high level voltage                                   |  | 1.9     |      | VDD  | V  |
| VOL3     | Output low level voltage (I <sub>IL</sub> =10mA)           |  |         |      | 0.4  | V  |
| VOH3     | Output high level voltage (I <sub>OH</sub> =4mA)           |  | VDD-0.4 |      |      | V  |
| VOH3U    | UDP/UDM output high level voltage (I <sub>OH</sub> =8mA)   |  | V33-0.4 |      |      | V  |
| VHVOD    | Voltage on P5.5/HVOD pin (not output/high impedance)       |  | 0       |      | 12.6 | V  |
| IIN      | Input current without pull-up resistor                     |  | -5      | 0    | 5    | uA |
| IDN3     | Input current with pull-down resistor                      |  | -15     | -30  | -60  | uA |
| IUP3     | Input current with pull-up resistor                        |  | 15      | 30   | 60   | uA |
| IUP3X    | Input current with pull-up resistor from low to high       |  | 100     | 170  | 250  | uA |
| Rsw3     | ONresistance of the analog switch of ADC and other modules |  | 600     | 1000 | 2500 | Ω  |
| Vpot     | ]  | 2.3  | 2.7     | 3.0  | V    |    |

# 17.4 Timing parameters

Test conditions: TA=25°C, VDD=5V or VDD=V33=3.3V, Fsys=12MHz

| Symbol | Parameter de                                    | Min.          | Тур.                          | Max.  | Unit  |     |
|--------|---|---------------|-------------------------------|-------|-------|-----|
| Fxt    | External crystal frequen                        | 6             | 24                            | 24    | MHz   |     |
| Fosc   | Internal clock frequency after calibration when | TA=-15~65°C   | 23.64                         | 24    | 24.36 | MHz |
| 1 050  | VDD>=3V   | TA=-40~85°C   | 23.5                          | 24    | 24.5  | MHz |
| Fosc3  | Internal clock frequency VDD<                   | 23.28         | 24                            | 24.72 | MHz   |     |
| Fpll   | Frequency a                                     | fter PLL      | 24                            | 96    | 96    | MHz |
|        | USB sampling clock frequency for the USB host   |               | 47.98                         | 48    | 48.02 | MHz |
| Fusb4x | USB sampling clock frequency for the USB device |               | 47.04                         | 48    | 48.96 | MHz |
| E      | System clock frequency (VDD>=3V)                |               | 0.1                           | 12    | 48    | MHz |
| Fsys   | System clock frequency (VDD<3V)                 |               | 0.1                           | 12    | 24    | MHz |
| Tpor   | Power on re                                     | 8             | 11                            | 15    | mS    |     |
| Trst   | External input valid                            | 70            |                               |       | nS    |     |
| Trdl   | Thermal res                                     | 20            | 30                            | 50    | uS    |     |
| Twdc   | Watchdog overflow/Time                          | 131072 * ( 0x | ( 0x100 - WDOG_COUNT ) / Fsys |       |       |     |
| Tuen   | Automatically suspend time in USB host mode     |               | 2                             | 3     | 4     | mS  |
| Tusp   | Automatically suspend time in USB device mode   |               | 4                             | 5     | 6     | mS  |
| Twaksb | Wake-up completion standby/norm                 | 0.5           | 0.8                           | 3     | uS    |     |
| Twakdp | Wake-up completion tin<br>off/deep              | 120           | 200                           | 1000  | uS    |     |


# 17.5 Other parameters

Test conditions: TA=25°C, VDD= $4.5V\sim5.5V$  or VDD= $V33=3.0V\sim3.6V$ 


| Symbol | Parameter description   |     | Тур.                | Max. | Unit  |
|--------|---|-----|---------------------|------|-------|
| RTS    | Measurement range of TS temperature sensor                          | -40 |                     | 90   | °C    |
| ATSC   | Measurement error of temperature sensor calibrated by software      |     | ±7                  |      | °C    |
| CTSV   | Sensitivity of temperature sensor (voltage/temperature coefficient) |     | 5                   | 6    | mV/°C |
| TERPG  | Time to perform single erase/program operation on Flash-ROM/EEPROM  | 2   | 5                   | 8    | mS    |
| NEPCE  | Erase/program cycle endurance                                       | 10K | Not guaranteed 100K |      | times |
| TDR    | Data hold capability of Flash-ROM/EEPROM                            | 10  |                     |      | years |
| VESD   | ESD voltage on I/O pins   | 4K  | Not guaranteed 8K   |      | V     |

### 18. Package information


#### 18.1 LQFP48-7\*7





#### 18.2 QFN28-4\*4




#### 18.3 SOP16-150mil









### 18.4 SOP8-150mil







# 19. Revision history

| Revision | Date                  | Description  |
|----------|-----------------------|--|
| V0.99    | September 27, 2017    | Initial release  |
| V1.0     | March 7, 2018         | Official release   |
| V1.1     | November 13, 2018     | A_INV introduction modified. Routine file name deleted. VDD3       |
| , 1.1    | 110 10111001 13, 2010 | modified. INTX added.  |
|          |                       | The register is renamed POWER CFG, it is recommended to            |
| V1.2     | May 20, 2010          | disable global interrupt during sleep,                             |
| V 1.2    | May 29, 2019          | Note that V33 is automatically short circuited to VDD during       |
|          |                       | sleep. Size marked in package figures.                             |
| V1 2     | December 20, 2019     | Clerical error modified in Section 15.4 (5). Clerical error        |
| V1.3     |                       | modified in Section 16.4 (UH_TX_DMA).                              |
| 371.4    | L 26 2020             | Section 16.3 modified. Some parameters in Section 17.2 and         |
| V1.4     | June 26, 2020         | Section 17.3 are slightly adjusted.                                |
| V1.5     | November 12, 2020     | Package of CH548N added.   |
|          |                       | The system clock frequency is limited to not exceed 48MHz.         |
| V1.6     | October 15, 2021      | Note that USB pins are not connected to external resistors in      |
|          |                       | series.  |
| 371.7    | 129 2022              | Optimize the expression about bit reset: Directly write 0 to clear |
| V1.7     | January 28, 2022      | or write 1 to the corresponding bit in the register.               |
|          |                       |  |