


HISTORY:

1v1:



- 1.USB Power: U14=DCDC changeto PWR\_SW; ED1/ED2/ED3/ED4/ED5/ED12 change direction;
  - 2.DDR:R28=100K change to 120K for DDR3L;
  - 3.EMMC: VCCIO\_FLASH not connect,add R124=0R;
  - 4.NET: R91=4.7K change to NC,R90=NC change to 4.7K;
  - 5.Audio: MIC1-4 change to MIC5-8;
  - 6.System: Add C152/C153/C154/C155/C156; change TF card and touch swith&typec;
- 0605: 1.Audio: add C157-C164(MIC1-MIC4),change J4&J11 singals position,del adc0;

RK3308 Part-A




U1A  
RK3308  
BGA355\_13R00X13R00

RK3308 Part-K



Power Filter






Note: All the Power filter capacitors should be placed close to the power pins of RK3308




GUANGDONG BIPAI KEJI CPA.LTD			
Design Name		YD_RK3308	
Size	Page Name	Rev	
A4	RK3308 DDR Controller	V1.1	
Date:	Tuesday, June 06, 2023	Sheet	3 of 22

RK3308 Part-L




Note: All the Power filter capacitors should be placed close to the power pins of RK3308

RK3308 Part-N  
RK3308 Part-M




RK3308 Part-E




U1E  
RK3308  
BGA355\_13R00X13R00

RK3308 Part-I




# RK3308 Part-J



## HW ID

ADC_HW_ID	Pull-up Resistance	Pull-down Resistance	ADC Value
BOM0	51K	DNP	1024
BOM1	51K	51K	512
BOM2	51K	22K	308


# RK3308 Part-C




Correspondence between LCDC DATA and RGB/MCU				
LCDC	18bit RGB Panel	24bit RGB Panel	16bit MCU Panel	8bit MCU Panel
LCDC_D0	B0	B2	DB0	DB0
LCDC_D1	B1	B3	DB1	DB1
LCDC_D2	B2	B4	DB2	DB2
LCDC_D3	B3	B5	DB3	DB3
LCDC_D4	B4	B6	DB4	DB4
LCDC_D5	B5	B7	DB5	DB5
LCDC_D6	G0	G2	DB6	DB6
LCDC_D7	G1	G3	DB7	DB7
LCDC_D8	G2	G4	DB8	
LCDC_D9	G3	G5	DB9	
LCDC_D10	G4	G6	DB10	
LCDC_D11	G5	G7	DB11	
LCDC_D12	R0	R2	DB12	
LCDC_D13	R1	R3	DB13	
LCDC_D14	R2	R4	DB14	
LCDC_D15	R3	R5	DB15	
LCDC_D16	R4	R6		
LCDC_D17	R5	R7		
LCDC_CLK	LCDC_CLK	LCDC_CLK	MCU_CMD (Command)	MCU_CMD (Command)
LCDC_HSYNC	LCDC_HSYNC	LCDC_HSYNC	MCU_WR (write signal)	MCU_WR (write signal)
LCDC_VSYNC	LCDC_VSYNC	LCDC_VSYNC	MCU_CS (Chip select)	MCU_CS (Chip select)
LCDC_DEN	LCDC_DEN	LCDC_DEN	MCU_RD (Read signal)	MCU_RD (Read signal)





RK3308 Part-F




RK3308 Part-G




RK3308 Part-B



RK3308 Part-D




RK3308 Part-H




Application scene	MIC IN Channel	Loopback Channel
6MIC IN+ 2Speaker OUT	MIC3~MIC8	MIC1~MIC2
6MIC IN+ 1Speaker OUT	MIC3~MIC8	
5MIC IN+ 2Speaker OUT	MIC4~MIC8	
5MIC IN+ 1Speaker OUT	MIC4~MIC8	
4MIC IN+ 2Speaker OUT	MIC5~MIC8	
4MIC IN+ 1Speaker OUT	MIC5~MIC8	
3MIC IN+ 1Speaker OUT	MIC6~MIC8	
2MIC IN+ 1Speaker OUT	MIC7~MIC8	

## VDD\_ARM




## VDD\_LOG




## VDD\_1V0

Note:  
Default : VDD\_1V0 Power Supply from VDD\_LOG


## VCC\_DDR







## VCC\_IO



## VDD\_1V8











USB_OTG_DM	18	USB_OTG_DM	[6]
USB_OTG_DP	18	USB_OTG_DP	[6]
USB_DET	18	USB_DET	[6]
VA1	18	VA1	[18]
VA2	18	VA2	[18]
VB1	18	VB1	[18]
VB2	18	VB2	[18]
USB_HOST_DP	18	USB_HOST_DP	[6]
USB_HOST_DM	18	USB_HOST_DM	[6]
USB_DRV	18	USB_DRV	[10]



DDR3 1x16bit

Remind: Refer to the latest AVL for parts selection.






I2C1_SDA	>>	I2C1_SDA	[10]
I2C1_SCL	>>	I2C1_SCL	[10]
I2S0_MCLK	>>	I2S0_MCLK	[10]
GPIO0_B7/PWM2/I2C3_SDA	>>	GPIO0_B7/PWM2/I2C3_SDA	[10]
PWM3/GPIO0_C0/IR_RX	>>	PWM3/GPIO0_C0/IR_RX	[10]
SPDIF_TX	>>	SPDIF_TX	[10]
SPI2_TX/UART2_TX_M0	>>	SPI2_TX/UART2_TX_M0	[8]
SPI2_RX/UART2_RX_M0	>>	SPI2_RX/UART2_RX_M0	[8]
SPI2_CLK	>>	SPI2_CLK	[8]
I2S0_SDI2/PDM_SDI2	>>	I2S0_SDI2/PDM_SDI2	[10]
I2S0_SDI3/PDM_SDI3	>>	I2S0_SDI3/PDM_SDI3	[10]
I2S0_SDI1/PDM_SDI1	>>	I2S0_SDI1/PDM_SDI1	[10]
I2S0_SDI0/PDM_SDI0	>>	I2S0_SDI0/PDM_SDI0	[10]
LINEOUT_L	>>	LINEOUT_L	[11]
LINEOUT_R	>>	LINEOUT_R	[11]
UART0_TX/SPI0_TX	>>	UART0_TX/SPI0_TX	[10]
UART0_RX/SPI0_RX	>>	UART0_RX/SPI0_RX	[10]
GPIO2_A5/I2S0_SCLK_TX	>>	GPIO2_A5/I2S0_SCLK_TX	[10]
GPIO2_B2/I2S0_SDO2	>>	GPIO2_B2/I2S0_SDO2	[10]
GPIO2_B1/I2S0_SDO0	>>	GPIO2_B1/I2S0_SDO0	[10]
I2S0_LRCK_TX	>>	I2S0_LRCK_TX	[10]
SPI2_CS	>>	SPI2_CS	[8]
I2S0_LRCK_RX	>>	I2S0_LRCK_RX	[10]
I2S0_SCLK_RX/PDM_CLK	>>	I2S0_SCLK_RX/PDM_CLK	[10]
GPIO2_B3/I2S0_SDO2	>>	GPIO2_B3/I2S0_SDO2	[10]
GPIO2_B4/I2S0_SDO3	>>	GPIO2_B4/I2S0_SDO3	[10]
ADC_KEY_IN1	>>	ADC_KEY_IN1	[7,21]

# eMMC Flash

Remind: Refer to the latest AVL for parts selection.


Note:For Nand Flash + eMMC dual layout,  
The D0-D7,CMD,CLK traces should pass through the pin of Nand Flash first,  
and then connect to eMMC.



GUANGDONG BIPAI KEJI CPA.LTD			
Design Name		YD_RK3308	
Size	Page Name	Rev	
A4	Flash-Nand Flash	V1.1	
Date:	Tuesday, June 13, 2023	Sheet	16 of 22





# WIFI/BT Module-1T1R



## Module Power

## Level Shift






OPTION	WIFI				BT	Crystals	VCCIO_SDIO
	a	b/g/n	ac	5GHz			
AW-CM256SM (Default)	Yes	Yes	Yes	Yes	Yes	37.4MHz	1.71-3.6V
AP6255	Yes	Yes	Yes	Yes	Yes	37.4MHz	1.71-3.6V
RTL8723DS	No	Yes	No	No	Yes	No the Moudle	1.62-3.6V
RTL8189ETV MODULE	No	Yes	No	No	No	No the Moudle	1.8V/3.3V

OPTION	1	2	3	4
AW-CM256SM (Default)	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0	No
AP6255	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0	No
RTL8723DS	No	No	No	Yes
RTL8189ETV MODULE	No	No	No	No


Note:  
Yes: option circuit be mounted  
No: option circuit not be mounted

# 10/100M PHY-RTL8201F




	25MHz Crystal	NO 25MHz Crystal (Default)
Option1	0R	DNP
Option2	DNP	10K
Option3	DNP	0R
Option4	Be mounted	Not be mounted
Option5	R90=4.7K R91=DNP	R90=DNP R91=4.7K


## RMII REF\_CLK direction




## MII/RMII Selection




## UTP / Fiber Selection




## POWER



## PHY Address/LED





## WOL/LED0 Selection



[illegible]

## TF Card



**GUANGDONG BIPAI KEJI CPA.LTD**

Design Name	Design Description	Design Status	Design Owner	Design Date	Design Version	Design Review	Design Approval	Design Release	Design Change	Design History	Design Notes
Design 1	Design 1 Description	Design 1 Status	Design 1 Owner	Design 1 Date	Design 1 Version	Design 1 Review	Design 1 Approval	Design 1 Release	Design 1 Change	Design 1 History	Design 1 Notes
Design 2	Design 2 Description	Design 2 Status	Design 2 Owner	Design 2 Date	Design 2 Version	Design 2 Review	Design 2 Approval	Design 2 Release	Design 2 Change	Design 2 History	Design 2 Notes
Design 3	Design 3 Description	Design 3 Status	Design 3 Owner	Design 3 Date	Design 3 Version	Design 3 Review	Design 3 Approval	Design 3 Release	Design 3 Change	Design 3 History	Design 3 Notes
Design 4	Design 4 Description	Design 4 Status	Design 4 Owner	Design 4 Date	Design 4 Version	Design 4 Review	Design 4 Approval	Design 4 Release	Design 4 Change	Design 4 History	Design 4 Notes
Design 5	Design 5 Description	Design 5 Status	Design 5 Owner	Design 5 Date	Design 5 Version	Design 5 Review	Design 5 Approval	Design 5 Release	Design 5 Change	Design 5 History	Design 5 Notes
Design 6	Design 6 Description	Design 6 Status	Design 6 Owner	Design 6 Date	Design 6 Version	Design 6 Review	Design 6 Approval	Design 6 Release	Design 6 Change	Design 6 History	Design 6 Notes
Design 7	Design 7 Description	Design 7 Status	Design 7 Owner	Design 7 Date	Design 7 Version	Design 7 Review	Design 7 Approval	Design 7 Release	Design 7 Change	Design 7 History	Design 7 Notes
Design 8	Design 8 Description	Design 8 Status	Design 8 Owner	Design 8 Date	Design 8 Version	Design 8 Review	Design 8 Approval	Design 8 Release	Design 8 Change	Design 8 History	Design 8 Notes
Design 9	Design 9 Description	Design 9 Status	Design 9 Owner	Design 9 Date	Design 9 Version	Design 9 Review	Design 9 Approval	Design 9 Release	Design 9 Change	Design 9 History	Design 9 Notes
Design 10	Design 10 Description	Design 10 Status	Design 10 Owner	Design 10 Date	Design 10 Version	Design 10 Review	Design 10 Approval	Design 10 Release	Design 10 Change	Design 10 History	Design 10 Notes

YD\_RK3308

Size	A4
------	----

Page Name
-----------


TF Card

Rev  
V1.1


Date: Tuesday, June 06, 2023

Sheet	20	of	22
-------	----	----	----

# RECOVERY Key



# RESET Key



# Debug UART2

