# BUILDING A RISC-V CORE

Computer Organization – IUST Spring 2023



LinkedIn: arvin-delavari faraz-ghoreishy

E-Mail: arvin7807@gmail.com farazghoreishy@gmail.com

iustCompOrg+4012@gmail.com

#### **Building a CPU**


- 1 Choosing Instruction Set Architecture(ISA)
  - \* In RISC-V we should chose extensions too!
- 2 Defining Microarchitecture
  - \* Block diagrams and structure of the CPU
- 3 Creating a clear Datapath
  - \* Pipelining can be implemented here!
- 4 RTL programming, synthetize and simulations
  - \* We'll use Verilog HDL ,but won't implement on FPGA (Only simulation)





#### **Building a CPU**


#### 5 – After the logic and RTL design → Netlist output → VLSI

\* We are not covering this part in this course










Our **RV32IMF** (F stands for fixed-point, not floating point) datapath have 4 stages:


1 - Fetch

2 - Decode


3 – Execute 4 – Writeback




Fetch 32-bit instruction from memory + Increment PC = PC + 4



- Gather data from the instruction + handle branch instructions
- Read opcode; determine instruction type, field lengths
- Read in data from register files (F and I Reg Files)




- Useful work done here (+, -), shift, logic operation, ...
- In our CPU: SQRT and MUL are separate modules form ALU
- We have FADD, and FCVRT functions too!




- We have load unit in this part!
- Writeback to register files
- IRF and FRF Write\_Enable signals are generated in this part!

#### RISC-V register file


- 32 registers, 32-bits each
- x0 wired to zero
- Write port indexed via R<sub>w</sub>
  - on falling edge when WE=1
- Read ports indexed via R<sub>A</sub>, R<sub>B</sub>
- Numbered from 0 to 31
- Can be referred by number: x0, x1, x2, ... x31
- Convention, each register also has a name:
  - $x10 x17 \rightarrow a0 a7$ ,  $x28 x31 \rightarrow t3 t6$




2-read, 1-write register file:



### **Pipelining**







#### **Pipelining**




Latch: keeps data for next operation

$$Speed\ Up = \frac{T_S\ (Sequential)}{T_p\ (Pipeline)} \qquad \tau = \frac{1}{f}(clk) \rightarrow \frac{NK\tau}{K\tau + (N-1)\tau} = \frac{NK}{N+K-1}, \lim_{N\to\infty} S = K$$

N = Number of instruction, K = stages of pipeline,  $\tau = clk$ 

## N RISC-V°

#### **Pipelining**



System Verilog

```
// Calc Pipeline
logic [31:0] a C1;
logic [31:0] b C1;
logic [31:0] a sq C1,
             a_sq_C2;
logic [31:0] b sq C1,
             b sq C2;
logic [31:0] c sq C2,
             c sq C3;
logic [31:0] c C3;
always ff @(posedge clk) a sq C2 <= a sq C1;
always ff @(posedge clk) b sq C2 <= b sq C1;
always ff @(posedge clk) c sq C3 <= c sq C2;
// Stage 1
assign a sq C1 = a C1 * a C1;
assign b sq C1 = b C1 * b C1;
// Stage 2
assign c sq C2 = a sq C2 + b sq C2;
// Stage 3
assign c_C3 = sqrt(c_sq_C3);
```

## N RISC-V°

### Pipelining Hazards:


Hazards and Bubbles in pipelining:


 $I1:R1 \leftarrow 40$ 

 $I2:R2 \leftarrow 41$ 

 $I3: R3 \leftarrow R1 + R2$ 

I4:42 ← R3





#### **Pipelining**

- In computer engineering, instruction pipelining is a technique for implementing instruction-level parallelism within a single processor.



- RISC-V Waterfall diagram and hazards

