

1) Write the control signals of the single-bus processor below for the following instructions (be careful with the addressing modes).

- $(mem1) + (mem2) = R1$
- $(mem1) + (R1) = (mem2)$
- Conditional Jump N:

$$(mem1) + (R1) = mem2$$


- Addressing Mode: Absolute

OPCODE | 200 (PC = 200)

- Addressing Mode: Relative

OPCODE | 200, (PC = PC + 200)

- Conditional Jump relative (PC + offset in N and END in N)



2) Answer the following questions:

- Describe “BUS multiplexing”.
- What is ISA? What are the main differences between instruction sets such as Intel x86, ARM, RISC-V and MIPS?

3) In the following assembly code, how many times instruction memory, data memory and register bank have been accessed? Fill the table and write a full description about every line of code.

LOAD R0, M40	(Loads the content of M40 in R1)
LOAD R1, M41	(Loads the content of M41 in R2)
ADDI R2, R0, R1	(Add the contents of R1 and R0 → R2)
STORE M42, R2	(Stores the contents of R2 in M42)
HALT	

Code lines	Register bank	Instruction Memory	Data Memory
Line 1			
Line 2			
Line 3			
Line 4			
Line 5			

4) Write -1.75 in IEEE-754 standard (both 32 bits and 64 bits).

5) Write an equivalent C code for the following RISC-V assembly code. Define variables f, g, h, i, j as x5, x6, x7, x27, x29 registers. The base address of A and B arrays are stored in registers x11, x12.

```
slli x30, x5, 3           // x30 =
add x30, x10, x30         // x30 =
slli x31, x6, 3           // x31 =
add x31, x11, x31         // x31 =
ld x5, 0(x30)             // f =
addi x12, x30, 8          //
ld x30, 0(x12)            //
add x30, x30, x5          //
sd x30, 0(x31)            //
```

6 – Bonus point) Write RISC-V assembly code for the following equation.

$$S = \sum_{k=1}^n k^2 = 1^2 + 2^2 + 3^2 + \dots + n^2$$

If you have any questions regarding this assignment, feel free to contact us.

Please submit your homework, simulations and projects in the following format:

Name_StudentNumber_HW1 (BillGates_12345678_HW1)

Good Luck!

RISC-V assembly cheat sheet:

Arithmetic Operation

Mnemonic	Instruction	Type	Description
ADD rd, rs1, rs2	Add	R	$rd \leftarrow rs1 + rs2$
SUB rd, rs1, rs2	Subtract	R	$rd \leftarrow rs1 - rs2$
ADDI rd, rs1, imm12	Add immediate	I	$rd \leftarrow rs1 + imm12$
SLT rd, rs1, rs2	Set less than	R	$rd \leftarrow rs1 < rs2 ? 1 : 0$
SLTI rd, rs1, imm12	Set less than immediate	I	$rd \leftarrow rs1 < imm12 ? 1 : 0$
SLTU rd, rs1, rs2	Set less than unsigned	R	$rd \leftarrow rs1 < rs2 ? 1 : 0$
SLTIU rd, rs1, imm12	Set less than immediate unsigned	I	$rd \leftarrow rs1 < imm12 ? 1 : 0$
LUI rd, imm20	Load upper immediate	U	$rd \leftarrow imm20 \ll 12$
AUIP rd, imm20	Add upper immediate to PC	U	$rd \leftarrow PC + imm20 \ll 12$

Logical Operations

Mnemonic	Instruction	Type	Description
AND rd, rs1, rs2	AND	R	$rd \leftarrow rs1 \& rs2$
OR rd, rs1, rs2	OR	R	$rd \leftarrow rs1 rs2$
XOR rd, rs1, rs2	XOR	R	$rd \leftarrow rs1 \wedge rs2$
ANDI rd, rs1, imm12	AND immediate	I	$rd \leftarrow rs1 \& imm12$
ORI rd, rs1, imm12	OR immediate	I	$rd \leftarrow rs1 imm12$
XORI rd, rs1, imm12	XOR immediate	I	$rd \leftarrow rs1 \wedge imm12$
SLL rd, rs1, rs2	Shift left logical	R	$rd \leftarrow rs1 \ll rs2$
SRL rd, rs1, rs2	Shift right logical	R	$rd \leftarrow rs1 \gg rs2$
SRA rd, rs1, rs2	Shift right arithmetic	R	$rd \leftarrow rs1 \gg rs2$
SLLI rd, rs1, shamt	Shift left logical immediate	I	$rd \leftarrow rs1 \ll shamt$
SRLI rd, rs1, shamt	Shift right logical imm.	I	$rd \leftarrow rs1 \gg shamt$
SRAI rd, rs1, shamt	Shift right arithmetic immediate	I	$rd \leftarrow rs1 \gg shamt$

Mnemonic	Instruction	Base instruction(s)
LI rd, imm12	Load immediate (near)	ADDI rd, zero, imm12
LI rd, imm	Load immediate (far)	LUI rd, imm[31:12] ADDI rd, rd, imm[11:0]
LA rd, sym	Load address (far)	AUIPC rd, sym[31:12] ADDI rd, rd, sym[11:0]
MV rd, rs	Copy register	ADDI rd, rs, 0
NOT rd, rs	One's complement	XORI rd, rs, -1
NEG rd, rs	Two's complement	SUB rd, zero, rs
BGT rs1, rs2, offset	Branch if $rs1 > rs2$	BLT rs2, rs1, offset
BLE rs1, rs2, offset	Branch if $rs1 \leq rs2$	BGE rs2, rs1, offset
BGTU rs1, rs2, offset	Branch if $rs1 > rs2$ (unsigned)	BLTU rs2, rs1, offset
BLEU rs1, rs2, offset	Branch if $rs1 \leq rs2$ (unsigned)	BGEU rs2, rs1, offset
BEQZ rs1, offset	Branch if $rs1 = 0$	BEQ rs1, zero, offset
BNEZ rs1, offset	Branch if $rs1 \neq 0$	BNE rs1, zero, offset
BGEZ rs1, offset	Branch if $rs1 \geq 0$	BGE rs1, zero, offset
BLEZ rs1, offset	Branch if $rs1 \leq 0$	BGE zero, rs1, offset
BGTZ rs1, offset	Branch if $rs1 > 0$	BLT zero, rs1, offset
J offset	Unconditional jump	JAL zero, offset
CALL offset12	Call subroutine (near)	JALR ra, ra, offset12
CALL offset	Call subroutine (far)	AUIPC ra, offset[31:12] JALR ra, ra, offset[11:0]
RET	Return from subroutine	JALR zero, 0(ra)
NOP	No operation	ADDI zero, zero, 0

Branching

Mnemonic	Instruction	AVR	AVR Description
BEQ <i>rs1, rs2, imm12</i>	Branch equal	BREQ <i>imm7</i>	if $Z == 1$ $PC \leftarrow PC + imm7$
BNE <i>rs1, rs2, imm12</i>	Branch not equal	BRNE <i>imm7</i>	if $Z == 0$ $PC \leftarrow PC + imm7$
BGE <i>rs1, rs2, imm12</i>	Branch greater than or equal	BRGE <i>imm7</i>	if $N \wedge V == 0$ $PC \leftarrow PC + imm7$
BGEU <i>rs1, rs2, imm12</i>	Branch greater than or equal unsigned	BRSH <i>imm7</i>	if $C == 0$ $PC \leftarrow PC + imm12$
BLT <i>rs1, rs2, imm12</i>	Branch less than	BRLT <i>imm7</i>	if $rs1 < rs2$ $PC \leftarrow PC + imm12$
BLTU <i>rs1, rs2, imm12</i>	Branch less than unsigned	BRLO <i>imm7</i>	if $rs1 < rs2$ $PC \leftarrow PC + imm12 \ll 1$
JALR <i>zero, imm12(zero)</i>	Jump	JMP <i>imm16</i>	$PC \leftarrow imm16$
JAL <i>zero, imm20</i>	Relative jump	RJMP <i>imm12</i>	$PC \leftarrow PC + imm12$
JALR <i>zero, imm12(rs1)</i>	Indirect jump	IJMP	$PC \leftarrow r31:r30$
JAL <i>rd, imm20</i>	Jump and link	RCALL <i>imm12</i>	$stack \leftarrow PC + 2$ $PC \leftarrow PC + imm12$
JALR <i>rd, imm12(zero)</i>	Long call	CALL <i>imm16</i>	$stack \leftarrow PC + 2$ $PC \leftarrow imm16$
JALR <i>rd, imm12(rs1)</i>	Jump and link register	RET	$PC \leftarrow stack$
JALR <i>rd, imm12(rs1)</i>	Jump and link register	ICALL	$stack \leftarrow PC + 2$ $PC \leftarrow r31:r30$

32-bit instruction format

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
R	func							rs2					rs1					func			rd					opcode											
I	immediate												rs1					func			rd					opcode											
SB	immediate							rs2					rs1					func			immediate					opcode											
UJ	immediate																									rd					opcode						