# BUILDING A RISC-V CORE

Computer Organization – IUST Spring 2023



LinkedIn: arvin-delavari faraz-ghoreishy

E-Mail: arvin7807@gmail.com farazghoreishy@gmail.com


iustCompOrg+4012@gmail.com

## **Contents:**


- 1 Instruction Set Architecture(ISA)
- 2 Introduction to RISC-V
- 3 Application Binary Interface(ABI)



- In computer science, an instruction set architecture (also called computer architecture) is an abstract model of a computer.
- A device that executes instructions described by that ISA, such as a central processing unit, is called an implementation



Iran University of Science and Technology



Famous ISAs:

ARM MIPS IA(intel x86) RISC-V



The ISA defines the supported:

- Data types
- The registers
- Memory management (main)
- Key features (such as virtual memory), which instructions a microprocessor can execute
- The Input/Output (I/O)

The ISA can be extended by adding instructions or other capabilities, or by adding support for larger addresses and data values.



Main computer architecture concepts:

**RISC**(Reduced Instruction Set Computer)

**CISC**(Complex Instruction Set Computer)

- The primary difference between RISC and CISC architecture is that RISC-based machines execute one instruction per clock cycle.
- In a CISC processor, each instruction performs so many actions that it takes several clock cycles to complete.



#### RISC vs. CISC

CISC	RISC
Emphasis on hardware	Emphasis on software
Multiple instruction sizes and formats	Instructions of same set with few formats
Less registers	Uses more registers
More addressing modes	Fewer addressing modes
Extensive use of microprogramming	Complexity in compiler
Instructions take a varying amount of cycle time	Instructions take one cycle time
Pipelining is difficult	Pipelining is easy



- RISC-V is an open standard instruction set architecture based on established RISC principles.
- Unlike most other ISA designs, RISC-V is provided **under open source** licenses that do not require fees to use.

Designer	University of California, Berkeley	Extensions	M: Multiplication A: Atomics – LR/SC & fetch-
Bits	32, 64, 128		and-op <b>F</b> : Floating point <sup>(32-bit)</sup>
Introduced	2010; 12 years ago		D: F.P. Double (64-bit)
Version	unprivileged ISA 20191213, <sup>[1]</sup> privileged ISA 20211203 <sup>[2]</sup>		Q: FP Quad (128-bit)  Zicsr: Control and status
Design	RISC		register support  Zifencei: Load/store fence  C: Compressed instructions <sup>(16-bit)</sup>
Branching Endianness	Compare-and-branch Little <sup>[1]:9[a]</sup>		J: Interpreted or JIT compiled languages support



Page size

4 KiB

Name	Description	Version	Status <sup>[b]</sup>	Instruction count
	Base			
RVWMO	Weak Memory Ordering	2.0	Ratified	
RV32I	Base Integer Instruction Set, 32-bit	2.1	Ratified	40
RV32E	Base Integer Instruction Set (embedded), 32-bit, 16 registers	1.9	Open	40
RV64I	Base Integer Instruction Set, 64-bit	2.1	Ratified	15
RV128I	Base Integer Instruction Set, 128-bit	1.7	Open	15
	Extension	da si		
М	Standard Extension for Integer Multiplication and Division	2.0	Ratified	8 (RV32) 13 (RV64)
A	Standard Extension for Atomic Instructions	2.1	Ratified	11 (RV32) 22 (RV64)
F	Standard Extension for Single-Precision Floating-Point	2.2	Ratified	26 (RV32) 30 (RV64)
D	Standard Extension for Double-Precision Floating-Point	2.2	Ratified	26 (RV32) 32 (RV64)
Zicsr	Control and Status Register (CSR)	2.0	Ratified	6
Zifencei	Instruction-Fetch Fence	2.0	Ratified	1
G ®	Shorthand for the IMAFDZicsr_Zifencei base and extensions	2-2	==-	
Q	Standard Extension for Quad-Precision Floating-Point	2.2	Ratified	28 (RV32) 32 (RV64)
L	Standard Extension for Decimal Floating-Point	0.0	Open	
С	Standard Extension for Compressed Instructions	2.0	Ratified	40
В	Standard Extension for Bit Manipulation	1.0	Ratified	43 <sup>[28]</sup>
J	Standard Extension for Dynamically Translated Languages	0.0	Open	
Т	Standard Extension for Transactional Memory	0.0	Open	

nt	Р	Standard Extension for Packed-SIMD Instructions		Open	
	V	Standard Extension for Vector Operations	1.0	Frozen	187 <sup>[29]</sup>
_	K	Standard Extension for Scalar Cryptography	1.0.1	Ratified	49
	N	Standard Extension for User-Level Interrupts	1.1	Open	3
_	Н	Standard Extension for Hypervisor	1.0	Ratified	15
	S	Standard Extension for Supervisor-level Instructions	1.12	Ratified	4
_	Zam	Misaligned Atomics	0.1	Open	
	Ztso	Total Store Ordering	0.1	Frozen	






#### Vanilla-5


**RV32IM ISA** 

The core is silicon-proven capable of up to 1.4 GHz.


24,251 µm² (0.024 mm²) die area

- University of Michigan
- University of Washington
- Cornell University











Notable companies using RISC-V ISA:







Apple :  $x86 \rightarrow ARM \rightarrow RISC-V$ ?

#### Apple Exploring RISC-V, Hiring RISC-V 'High Performance' Programmers

By Anton Shilov published September 03, 2021

RISC-V gets interest from a major player













Apple is in the process of switching its PCs to Arm-based SoCs, but the company might not be putting all its eggs into one basket, as it is also exploring the emerging open-source RISC-V architecture. This week the company posted a job alert for RISC-V high-performance programmer(s).

Apple is currently looking for experienced programmers with detailed knowledge of the RISC-V Instruction Set Architecture (ISA) and Arm's Neon vector ISA for its Vector and Numerics Group (VaNG) within its Core Operating Systems group. Apple's VaNG is responsible for developing and improving various embedded subsystems running on iOS, macOS, watchOS, and tvOS.

Known for its secrecy, Apple's listing doesn't disclose exactly what it plans to do with RISC-V, but the job description indicates that the programmer will have to work with machine learning, computational vision, and natural language processing. Among other things, low-level high-performance programming experience is required. Furthermore, the job description also indicates that Apple is already working with RISC-V.





Iran University of Science and Technology

#### **RISC-V** operands

Name	Example	Comments
32 registers	x0-x31	Fast locations for data. In RISC-V, data must be in registers to perform arithmetic. Register x0 always equals 0.
2 <sup>30</sup> memory words	Memory[0], Memory[4],, Memory[4,294,967,292]	Accessed only by data transfer instructions. RISC-V uses byte addresses, so sequential word accesses differ by 4. Memory holds data structures, arrays, and spilled registers.

David A. Patterson, John L. Hennessy Computer Organization and Design RISC-V Edition (The Hardware Software Interface-Morgan Kaufmann)



#### **RISC-V** assembly language

Category	Instruction	Example	Meaning	Comments
	Add	add x5, x6, x7	x5 = x6 + x7	Three register operands; add
Arithmetic	Subtract	sub x5, x6, x7	x5 = x6 - x7	Three register operands; subtract
	Add immediate	addi x5, x6, 20	x5 = x6 + 20	Used to add constants
	Load word	lw x5, 40(x6)	x5 = Memory[x6 + 40]	Word from memory to register
	Load word, unsigned	1wu x5, 40(x6)	x5 = Memory[x6 + 40]	Unsigned word from memory to registe
	Store word	sw x5, 40(x6)	Memory[x6 + 40] = x5	Word from register to memory
	Load halfword	1h x5, 40(x6)	x5 = Memory[x6 + 40]	Halfword from memory to register
Data transfer	Load halfword, unsigned	lhu x5, 40(x6)	x5 = Memory[x6 + 40]	Unsigned halfword from memory to register
	Store halfword	sh x5, 40(x6)	Memory[x6 + 40] = x5	Halfword from register to memory
	Load byte	1b x5, 40(x6)	x5 = Memory[x6 + 40]	Byte from memory to register
	Load byte, unsigned	1bu x5, 40(x6)	x5 = Memory[x6 + 40]	Byte unsigned from memory to register
	Store byte	sb x5, 40(x6)	Memory[x6 + 40] = x5	Byte from register to memory
	Load reserved	1r.d x5, (x6)	x5 = Memory[x6]	Load; 1st half of atomic swap
	Store conditional	sc.d x7, x5, (x6)	Memory[x6] = $x5$ ; $x7 = 0/1$	Store; 2nd half of atomic swap
	Load upper immediate	lui x5, 0x12345	x5 = 0x12345000	Loads 20-bit constant shifted left 12 bits

David A. Patterson, John L. Hennessy Computer Organization and Design RISC-V Edition (The Hardware Software Interface-Morgan Kaufmann)

RISC-V CORE DESIGN Arvin Delavari – Faraz Ghoreishy




	And	and x5, x6, x7	x5 = x6 & x7	Three reg. operands; bit-by-bit AND
	Inclusive or	or x5, x6, x8	$x5 = x6 \mid x8$	Three reg. operands; bit-by-bit OR
adiaal	Exclusive or	xor x5, x6, x9	x5 = x6 ^ x9	Three reg. operands; bit-by-bit XOR
Logical	And immediate	andi x5, x6, 20	x5 = x6 & 20	Bit-by-bit AND reg. with constant
	Inclusive or immediate	ori x5, x6, 20	x5 = x6   20	Bit-by-bit OR reg, with constant
	Exclusive or immediate	xori x5, x6, 20	$x5 = x6 ^ 20$	Bit-by-bit XOR reg. with constant
	Shift left logical	s11 x5, x6, x7	x5 = x6 << x7	Shift left by register
	Shift right logical	srl x5, x6, x7	x5 = x6 >> x7	Shift right by register
	Shift right arithmetic	sra x5, x6, x7	$x5 = x6 \gg x7$	Arithmetic shift right by register
Shift	Shift left logical immediate	slli x5, x6, 3	x5 = x6 << 3	Shift left by immediate
	Shift right logical immediate	srli x5, x6, 3	x5 = x6 >> 3	Shift right by immediate
	Shift right arithmetic immediate	srai x5, x6, 3	x5 = x6 >> 3	Arithmetic shift right by immediate


David A. Patterson, John L. Hennessy Computer Organization and Design RISC-V Edition (The Hardware Software Interface-Morgan Kaufmann)



#### A RISC-V CPU with a (modified) Harvard architecture

- Modified: instructions & data in common address space, separate instr/data caches can be accessed in parallel






Application Binary Interface(ABI)


OS

ISA RISC-V, x86, ARM



#### Hardware

RTL





RISC-V CORE DESIGN Arvin Delavari – Faraz Ghoreishy

XLEN: 32Bits - RV32

XLEN: 64Bits - RV64

**x**0 **x**1 **x4 x**3 **x4 x**5 **x6** XLEN -1 ..... 0 x27 x28 x29 x30 x31



Registers

RISC-V CORE DESIGN Arvin Delavari – Faraz Ghoreishy

Register	ABI name	Usage	Saver
x0	zero	Hard-wired zero	
x1	ra	Return address	Caller
X2	sp	Stack pointer	Callee
x3	gp	Global pointer	-
x4	tp	Thread pointer	-
x5-x7	t0-2	Temporaries	Caller
x8	s0/fp	Saved register/frame pointer	Callee
x9	s1	Saved register	Callee
x10-11	a0-1	Function arguments/return values	Caller
x12-17	a2-7	Function arguments	Caller
x18-27	s2-11	Saved registers	Callee
x28-31	t3-6	Temporaries	Callee

_	Registers
	x0
	x1
	x4
	х3
	XLEN -1 0
	x27
	x28
	x29
	x30
	x31

Iran University of Science and Technology



XLEN: 64Bits for RV64

 $(01110010\ 00011111\ 01001001\ 01001100\ 01011000\ 10001100\ 10111101\ 10111111)$ 

RISC-V belongs to <u>little-endian</u> memory addressing system

Memory

01001100

01110010

00011111

01001001

01011000

10001100

10111101

10111111

64 bit register

Registers

**x**0

**x**1

**x4** 

**x**3

XLEN -1 ..... 0

x27

x28

x29


x30

x31



RISC-V CORE DESIGN Arvin Delavari – Faraz Ghoreishy

XLEN: 64Bits for RV64




8x

	х0
	x1
	x4
	х3
	XLEN -1 0
	x27
	x28
 	x29
	x30
I I	x31
•	_

Registers




RISC-V CORE DESIGN Arvin Delavari – Faraz Ghoreishy



immediate	rs1	funct3	rd	opcode
31 30 29 28 27 26 25 24 23 22 21 20	19 18 17 16 15	14 13 12	11 10 9 8 7	6543210






Destination register 'rd'

Source register 'rs1' Source register 'rs2'

immediate		rs1	funct3	rd	opcode
31 30 29 28 27 26 25	24 23 22 21 20	19 18 17 16 15	14 13 12	11 10 9 8 7	6543210
funct7	rs2	rs1	funct3	rd	opcode
31 30 29 28 27 26 25	24 23 22 21 20	19 18 17 16 15	14 13 12	11 10 9 8 7	6543210





immedia	rs1	funct3	rd	opcode	
31 30 29 28 27 26 25	24 23 22 21 20	19 18 17 16 15	14 13 12	11 10 9 8 7	6543210
funct7	rs2	rs1	funct3	rd	opcode
31 30 29 28 27 26 25	24 23 22 21 20	19 18 17 16 15	14 13 12	11 10 9 8 7	6543210
immediate [11:5]	rs2	rs1	funct3	immediate[4:0]	opcode
31 30 29 28 27 26 25	24 23 22 21 20	19 18 17 16 15	14 13 12	11 10 9 8 7	6543210



> ld x8,16(x23) add x8, x24, x8 sd x8,8(x23)

Base integer instructions **RV64I** 

I-Type	immedia	rs1	funct3	rd	opcode	
31 30 29 28 27 26 25 24 23 22 21 20			19 18 17 16 15	14 13 12	11 10 9 8 7	6543210
R-Type	funct7	rs2	rs1	funct3	rd	opcode
	31 30 29 28 27 26 25	24 23 22 21 20	19 18 17 16 15	14 13 12	11 10 9 8 7	6543210
S-Type	immediate [11:5]	rs2	rs1	funct3	immediate[4:0]	opcode
	31 30 29 28 27 26 25	24 23 22 21 20	19 18 17 16 15	14 13 12	11 10 9 8 7	6543210



I-Type : Registers + immediate

R-Type : only registers


S-Type : only source registers

## Base integer instructions **RV64I**


I-Type	immediate		rs1	funct3	rd	opcode
	31 30 29 28 27 26 25	24 23 22 21 20	19 18 17 16 15	14 13 12	11 10 9 8 7	6543210
R-Type	funct7	rs2	rs1	funct3	rd	opcode
	31 30 29 28 27 26 25	24 23 22 21 20	19 18 17 16 15	14 13 12	11 10 9 8 7	6543210
S-Type	immediate [11:5]	rs2	rs1	funct3	immediate[4:0]	opcode
	31 30 29 28 27 26 25	24 23 22 21 20	19 18 17 16 15	14 13 12	11 10 9 8 7	6543210



#### Lab to run C-program on RISC-V CPU







#### High Level Language

- C, Java, Python, ADA, ...
- Loops, control flow, variables

#### **Assembly Language**

- No symbols (except labels)
- One operation per statement
- "human readable machine language"

#### Machine Language

- Binary-encoded assembly
- Labels become addresses
- The language of the CPU

Machine Implementation (Microarchitecture) 20



#### References:

- 1) David A. Patterson, John L. Hennessy -Computer Organization and Design RISC-V Edition
- 2) A Practical Approach to VLSI System on Chip (SoC) Design
- 3) <a href="https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf">https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf</a>
- 4) <a href="https://www.cs.cornell.edu/courses/cs3410/2019sp/schedule/slides/06-cpu-notes-bw.pdf">https://www.cs.cornell.edu/courses/cs3410/2019sp/schedule/slides/06-cpu-notes-bw.pdf</a>
- 5) <a href="https://www.vlsisystemdesign.com/blogs/">https://www.vlsisystemdesign.com/blogs/</a>
- 6) https://www2.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-54.pdf
- 7) VSD-IAT Workshop 2022 MYTH (By Redwood EDA & VSD)

