

Secure Sequence Recognizer

Author: Iacopo Pacini

Index

1Introduction	3
2Architecture	4
State Diagram	5
3Code	7
Secure Sequence Recognizer	7
Counter	12
4Test_benches	13
Correct sequence Testbench	13
Wrong sequence Testbench	15
5Synthesis on Vivado	17
Resource utilization	17
Critical path	18
Warnings	18

1 Introduction

A Secure Sequence Recognizer is a Mealy sequential state machine(In a Mealy machine, output depends on the present state and the external input).

It can detect the beginning of a packet of asynchronous data, like that coming in over wireless or a serial port. Can be used in a remote control application too, such as for a TV or garage door opener.


The device implemented is a synchronous sequence recognizer, the sequence numbers are five 8-bit integers. At the beginning of the process the signal must be set to '1' for one clock cycle and the following must be send to the SSR at the rate of 1 clock cycle.

The "first" pin must be kept high for no more than 1 clock cycle otherwise the SSR stops working until a future reset.

The sampling duration is always five clock cycles long and at the end the pin "unlock" is kept high for one clock cycle if the sequence has been inserted correctly.

Instead, if there is at least a wrong number in the sequence the pin "warning" goes to '1' for a clock cycle.

If it is being inserted a wrong sequence more than three times consecutively the SSR stops working and "warning" goes to '1' permanently or at least until the input pin "reset" goes to '0'



Picture 1: An I\O view of the device

2 Architecture


The SSR is a finite state machine whose state is described in the STAR register, the latter is a 3-bit register and the possible state are:

- 1) **SINIT:** the SSR in this state waits for the first sequence number and enter this state whenever the pin "reset" goes to '1'
- 2) **S0,S1,S2,S3,S4:**In each of those states the SSR samples the input sequences and checks for their correctness
- 3) **S5:**In this state the "unlock" pin is set to '1' if there were no input errors otherwise the 'warning' pin goes to '1' for a clock cycle.
- 4) **SBLOCK**: The SSR enters this state whenever the 'first' pin is kept high too long or in the wrong moment and if the sequence is inserted incorrectly for at least three consecutive times. The device leaves this state only if the 'reset' becomes high.

Some other tools are needed in order to make a correct sampling:

- OK.: 1-bit register that contains 1 if until now the sequences are correct, otherwise 0.
- lut seq: Lookup table that contains the correct sequence.
- SEQNUMBER: 3-bit counter that drives the input of lut_seq.
- COUNT_WRONG:2-bit counter that counts the number of consecutive wrong inputs.

State Diagram



Secure Sequence Recognizer

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.numeric std.all;
entity SecureSequenceRec is
port (
      clock: in std logic; --- clock signal
      reset: in std logic; -- reset signal active low
      first: in std logic; -- start sampling signal
                   in std logic vector(7 downto 0); --input sequence number
      num in:
      unlock:
                    out std logic; -- signal of success
      warning: out std logic -- error signal
);
end SecureSequenceRec;
architecture SSR beh of SecureSequenceRec is
      SUBTYPE STATE TYPE COUNT is STD LOGIC VECTOR (1 DOWNTO 0);
      CONSTANT SMEM: STATE TYPE COUNT :="00"; -- when in this state the counter just
keeps the exit constant
      CONSTANT SINC: STATE TYPE COUNT :="01"; -- when in this state the counter
increments the exit
      CONSTANT SRES: STATE TYPE COUNT :="11"; -- when in this state the counter
keeps the exit equals to zero
      SUBTYPE STATE TYPE is STD LOGIC VECTOR (2 DOWNTO 0);
      -- constants to drive the state
      CONSTANT SINIT: STATE TYPE:="000";
      CONSTANT S0: STATE_TYPE:="001";
      CONSTANT S1: STATE TYPE:="010";
      CONSTANT S2: STATE TYPE:="011";
      CONSTANT S3: STATE TYPE:="100";
      CONSTANT S4: STATE TYPE:="101";
      CONSTANT S5: STATE TYPE:="110";
      CONSTANT SBLOCK: STATE TYPE:="111";
      signal signal star in : STATE TYPE;
      signal signal star out : STATE TYPE;
      signal lut in : std logic vector(2 downto 0);
      signal lut out : std logic vector(7 downto 0);
      signal signal ok in : std logic vector(0 downto 0);
      signal signal ok out: std logic vector(0 downto 0); -- 0 when a wrong number is inserted
```

```
signal count wr in : STATE TYPE COUNT; -- count the wrong sequences
signal count wr_out : std_logic_vector(1 downto 0);
signal counter state in: STATE TYPE COUNT;
component DFF is
      generic(N_bit : integer);
      port (
             clk: in std logic;
             reset: in std logic;
             D: in std logic vector(N bit-1 downto 0);
             Q: out std logic vector(N bit-1 downto 0)
      );
end component;
component LUT is
      port(
             address: in STD LOGIC VECTOR(2 downto 0);
             data : out STD LOGIC VECTOR(7 downto 0)
      );
end component;
component Counter mod is
generic(N bitc : integer);
port(
                          STD LOGIC:
       count clk
                   : in
                          STD LOGIC;
       count reset : in
       enabler in : in
                          STD LOGIC VECTOR(1 DOWNTO 0);
       D out
                          : out STD LOGIC VECTOR(N bitc-1 downto 0)
  );
end component;
begin
OK: DFF --1 if the seq number is correct,0 otherwise
generic map(N bit \Rightarrow 1)
port map(clock,reset,signal ok in,signal ok out);
STAR: DFF --status register
generic map(N bit => 3)
port map(clock,reset,signal star in,signal star out);
SEQNUMBER: counter mod -- Drives the lut
generic map(N bitc \Rightarrow 3)
port map(clock,reset,counter state in,lut in);
COUNT WRONG: counter mod -- Keeps track of the wrong sequences
generic map(N bitc =>2)
port map(clock,reset,count wr in,count wr out);
```

```
lut seq: LUT --contains the sequence numbers
       port map(lut in,lut out);
       LOGIC:process(signal star out,reset,first)
       begin
              if(reset='0') then
                     signal star in <= SINIT;
                     unlock<='0';
                     warning<='0';
                     signal ok in<="0";
                     counter_state in <= SRES;
                     count wr in <= SRES;
              else
                     case(signal star out) is
                            when SINIT=> -- the SSR in this state waits for the first sequence
number
                                   unlock<='0';
                                   if(first='1') then
                                                  signal star in <= S0;
                                                  counter state in <= SINC; --start counting
                                           else
                                                  signal star in <= SINIT;
                                                  counter state in <= SMEM;
                                   end if;
                                   warning<='0';
                                   count wr in <= SMEM;
                                   signal ok in<="0";
                            when S0 = >
                                   count wr in <= SMEM;
                                   unlock<='0';
                                   warning<='0';
                                   signal star in <= S1;
                                   if(num_in = lut_out ) then --Checking Sequence number 0
                                           signal ok in<="1";
                                   else
                                           signal ok in<=signal ok out;
                                   end if;
                                   counter state in <= SINC;
                            when S1 =>
                                   unlock<='0';
                                   warning<='0';
                                   count wr in <= SMEM;
                                   if(first='1')then --From now on it is an error if first goes to '1'
and the device is being blocked
                                           signal ok in<="0";
                                           signal star in <= SBLOCK;
                                   else
```

```
1
                                                 signal ok in<=signal ok out;
                                          else
                                                 signal ok in<="0";
                                          end if;
                                          signal_star_in<=S2;
                                   end if:
                                   counter state in <= SINC;
                            when S2=>
                                   unlock<='0';
                                   warning<='0';
                                   count wr in <= SMEM;
                                   if(first='1')then
                                          signal ok in<="0";
                                          signal star in <= SBLOCK;
                                   else
                                          if(num in = lut out)then --Checking Sequence number
2
                                                 signal ok in<=signal ok out;
                                          else
                                                 signal ok in<="0";
                                          end if:
                                          signal star in <= S3;
                                   end if:
                                   counter state in <= SINC;
                            when S3 = >
                                   unlock<='0';
                                   warning<='0';
                                   count wr in <= SMEM;
                                   if(first='1')then
                                          signal ok in<="0";
                                          signal star in <= SBLOCK;
                                   else
                                          if(num in = lut out)then --Checking Sequence number
3
                                                 signal ok in<=signal ok out;
                                          else
                                                 signal ok in<="0";
                                          end if;
                                          signal star in <= S4;
                                   end if;
                                   counter state in <= SMEM;
                            when S4=>
                                   unlock<='0';
                                   warning<='0';
                                   count wr in <= SMEM;
                                   if(first='1')then
                                          signal ok in<="0";
                                          signal star in <= SBLOCK;
                                   else
```

if(num in = lut out)**then** --Checking Sequence number

```
4
                                                 signal ok in<=signal ok out;
                                          else
                                                 signal ok in<="0";
                                          end if;
                                          signal_star_in<=S5;
                                   end if:
                                   counter state in <= SRES;
                            when S5 =>
                                   unlock <= signal ok out(0);
                                   warning <= not signal ok out(0);
                                   if(signal ok out(0)='1') then
                                          count wr in <= SRES;
                                   else
                                          count wr in <= SINC;
                                   end if;
                                   counter state in <= SRES;
                                   if(first='1' or (signal ok out(0)='0' and count wr out="10"))
then
                                          signal star in <= SBLOCK;
                                   else
                                          signal star in <= SINIT;
                                   end if;
                                   signal ok in<="0";
                            when SBLOCK=>
                                   unlock<='0';
                                   warning<='1';
                                   signal star in <= SBLOCK; --Blocking the SSR until a reset
event happens
                                   counter state in <= SRES;
                                   count wr in <= SRES;
                                   signal ok in<="0";
                            when others => -- avoiding unexpected behaviour due to bad driving
of the inner state
                              unlock<='0';
                                   warning<='1';
                                   signal star in <= SBLOCK; --Blocking the SSR until a reset
event happens
                                   counter state in <= SRES;
                                   count wr in <= SRES;
                                   signal ok in<="0";
                     end case;
              end if:
       end process;
end SSR beh;
```

if(num in = lut out)**then** --Checking Sequence number

Counter

```
library IEEE;
use IEEE.std logic 1164.all;
entity Counter mod is
      generic(N bitc : integer);
       port(
                                 STD LOGIC:
              count clk
                          : in
                                 STD LOGIC;
              count reset : in
              enabler in : in
                                 STD LOGIC VECTOR(1 DOWNTO 0);
              D out
                                 : out STD LOGIC VECTOR(N bitc-1 downto 0)
end Counter mod;
architecture Counter beh of Counter mod is
       SUBTYPE STATE TYPE is STD LOGIC VECTOR (1 DOWNTO 0);
       CONSTANT SMEM: STATE TYPE :="00"; -- when in this state the counter just keep the
exit constant
       CONSTANT SINC: STATE TYPE :="01"; -- when in this state the counter increment the
exit
       CONSTANT SRES: STATE TYPE :="11"; -- when in this state the counter reset the exit
                           :std logic vector(N bitc-1 downto 0);
       signal s RPCA
       signal retro add:std logic vector(N bitc-1 downto 0);
       signal dff in :std logic vector(N bitc-1 downto 0);
       signal add in :std logic vector(N bitc-1 downto 0);
       signal cout RPCA: std logic;
       component RPCA is
             generic(Nbit : integer);
             port(
                          : in std logic vector(Nbit-1 downto 0);
                    b
                          : in std logic vector(Nbit-1 downto 0);
                          : in std logic;
                    cin
                          : out std logic vector(Nbit-1 downto 0);
                          : out std logic
                    cout
             );
       end component;
       component DFF is
             generic(N bit : integer);
             port (
                    clk: in std logic;
                    reset: in std logic;
                    D: in std logic vector(N bit-1 downto 0);
                    Q: out std logic vector(N bit-1 downto 0)
             );
       end component;
```

```
rpca1 : RPCA
       generic map(Nbit => N bitc)
       port map(add in,retro add,'0',s RPCA,cout RPCA);
      dff1
             : DFF
      generic map(N bit => N bitc)
       port map(count_clk,count_reset,dff_in,retro_add);
      counting proc: process(enabler in,s RPCA,count reset,retro add)
       begin
              add in \leq (N bitc-1 downto 1 => '0', others =>'1');
              if(count reset='0') then
                     dff in <= (others => '0');
              else
                     case(enabler in) is
                     when SMEM=>
                           dff in <= retro add;
                     when SINC=>
                           dff in <= s RPCA;
                     when SRES=>
                           dff in <= (others => '0');
                     when others =>
                       dff in <= (others => '0');
                    end case;
             end if;
              D out <= retro add;
       end process;
end Counter beh;
```

4 Test_benches


Correct sequence Testbench

```
library IEEE;
use IEEE.std logic 1164.all;
entity SSR tb is
end SSR tb;
architecture SSR_tb_beh of SSR_tb is
       constant T CLK : time := 10 ns; -- Clock period
       constant T RESET: time := 21 ns; -- Period before the reset deassertion
       constant T FIRST: time := 13 ns; -- Period before the reset deassertion
       signal clk tb : std logic := '0'; -- clock signal, intialized to '0'
       signal rst tb : std logic := '0'; -- reset signal
       signal in tb : std logic vector(7 downto 0);
       signal f tb
                   : std logic :='0';
       signal out tb : std logic;
       signal warn tb
                           : std logic;
       component SecureSequenceRec is
              port (
                     clock: in std logic; --- clock signal
                     reset: in std logic; -- reset signal active low
                     first: in std logic; -- start sampling signal
                     num in:
                                   in std logic vector(7 downto 0); --input sequence number
                                    out std logic; -- signal of success
                     unlock:
                     warning: out std logic -- error signal
              );
       end component;
       begin
       clk tb <= not(clk tb) after T CLK / 2;
       rst tb <= '1' after T RESET; -- Deasserting the reset after T RESET nanosecods.
       SSR test: SecureSequenceRec
       port map(clk tb,rst tb,f tb,in tb,out tb,warn tb);
       r process:process
       begin
              wait for T RESET;
              in tb<="00100100";
              wait for T FIRST;
              f tb<='1';
              wait for T CLK;
              f tb<='0';
```

```
in_tb<="00010011";
wait for T_CLK;
in_tb<="00111000";
wait for T_CLK;
in_tb<="01100101";
wait for T_CLK;
in_tb<="01001001";
```

end process;

end SSR_tb_beh;



Picture 3: Simulation of a correct Sequence


Wrong sequence Testbench

```
library IEEE;
use IEEE.std logic 1164.all;
entity SSR tb is
end SSR tb;
architecture SSR tb beh of SSR tb is
       constant T CLK : time := 10 ns; -- Clock period
       constant T RESET: time := 21 ns; -- Period before the reset deassertion
       constant T FIRST: time := 13 ns; -- Period before the reset deassertion
       signal clk tb : std logic := '0'; -- clock signal, intialized to '0'
       signal rst tb : std logic := '0'; -- reset signal
       signal in tb : std logic vector(7 downto 0);
       signal f tb
                    : std logic :='0';
       signal out tb : std logic;
       signal warn tb
                            : std logic:
       component SecureSequenceRec is
              port (
                     clock: in std logic; --- clock signal
                     reset: in std logic; -- reset signal active low
                     first: in std logic; -- start sampling signal
                                   in std_logic_vector(7 downto 0); --input sequence number
                     num in:
                     unlock:
                                    out std logic; -- signal of success
                     warning: out std logic -- error signal
              );
       end component;
       begin
       clk tb <= not(clk tb) after T CLK / 2;
       rst tb \le 1' after T RESET; -- Deasserting the reset after T RESET nanosecods.
       SSR test: SecureSequenceRec
       port map(clk tb,rst tb,f tb,in tb,out tb,warn tb);
       r process:process
       begin
              wait for T RESET;
              in tb<="00100100";
              wait for T FIRST;
              f tb<='1';
              wait for T CLK;
              f tb<='0';
              in tb<="10010011";
              wait for T CLK;
              in tb<="00111000";
```

```
wait for T_CLK;
in_tb<="01100101";
wait for T_CLK;
in_tb<="01001001";</pre>
```

end process;

end SSR_tb_beh;




Picture 4: Simulation of a wrong Sequence

5 Synthesis on Vivado

Resource utilization

Estimated Utilization(%)



Critical path

Design timing Summary

Setup		Hold		Pulse Width	
Worst Negative Slack	8,333 ns	a _ a	0,208 ns	Worst Pulse Width	4,650 ns
Total Negative Slack	0,000 ns	Total Hold Slack	0,000 ns	Total PWS	0,000 ns
Clock Frequency	100 MHz				

All user specified timing constraints are met

Warnings

[Synth 8-614] signal 'num_in' is read in the process but is not in the sensitivity list

The sampling must be synchronous with the clock, so just once every clock cycle. Putting the signal in the sensitivity list would have meant corrupting the integrity of the sampling.

[Synth 8-614] signal 'signal_ok_out' is read in the process but is not in the sensitivity list

[Synth 8-614] signal 'count_wr_out' is read in the process but is not in the sensitivity list

[Synth 8-614] signal 'lut_out' is read in the process but is not in the sensitivity list

Those are inner signal used by the SSR, it would be uselless insert them in the sensitivity list