EE 309 Project Report PIPELINED RISC-IITB

Jainesh Mehta - 210071001 Ishaan Manhar - 210070033 Harshraj Chaudhari- 210040060 Kushagra Ghelot - 21D070041

The project involved implementing a 6 stage- pipelined simple computer with the following stages :

1. <u>Instruction fetch</u>:

This state is responsible for reading the contents of PC(R0) and then fetching the corresponding instruction from memory and passing it on to the IFID pipeline register.

2. Instruction decode:

This state is responsible for collecting the instruction from the IFID pipeline register and then passing on the various control signals controlling the entire system to the IDRR pipeline register, this is also the state where the system recognises the LM/SM instructions and the decoder, passes on a LW/SW instruction to the IDRR register, there is a register counter whose value increases from 0 to 7 with each clock cycle and once the register hits 7, the control signal LMSM_hazard turns 0 and the stalling is stopped.

There is also a "Cancel bit" responsible for flushing out the contents of the pipeline register

We have also implemented an adder within this stage solely for determining the JUMP address.

3. Register Read:

_The state responsible for reading the contents of the registers with the corresponding addresses store in Register source1 (Rs1) and Register source2 (Rs2), there are muxes (MUXA and MUXB) provided in order to control the data that is passed on to the pipeline register, there is also an adder to add contents of Rf_D1 and imm*2, which is required for instructions where Rx + Imm*2 is required. Similar to the IDRR pipeline register, even the RREX pipeline register has the "cancel bit" required for flushing out the contents of the register.

4. Execution state:

This is the state where ALU1A is implemented, ALU1A has a 2 bit control(ALUsel) and ADD,SUB, NAND is implemented based on the control bit sent by the instruction decoder, there are MUXes to control what is given as the inputs to the ALU, the carry and zero flags are implemented using a d-flipflop while MUXes are used again to control whether the carry and zero flags will be modified or not. There is also an adder present to implement PC+Imm*2 which might be required to WB.

5. Memory access state:

This is the only state where any kind of memory data can be read or written (in the RAM), there are separate data lines for data read (Data out) and data write (Data in), data write is controlled by the mem_wr control signal sent by the instruction decoder, the memory address is implemented using a 2x1 MUX with input lines as ALU1C and ALU3C, there is a MUX also implemented to decide what is written back to the register file and this is passed on to the MEMWB register pipeline.

6. Write Back state:

This is where we write back to the registers using Rf_D3 as the data to be written back and Rf_A3 as the address to which the data is to be written back, as always there is a control bit Rf_wr controlling whether registers are to be kept write enabled or not.

Instructions :-

NDC/NOW/ NCC/ADA/ ADC/ADZ/AWC/ ACA/ ACC/ACZ/ ACW /NDU/

RF_PC_R → ROM_Addrau, ALL-A

+2 → ALU_2-B

ALU_2C → PC_IF

ROM_DATA (11-9) → RS1

ROM_DATA (8-6) → RS2

ROM_DATA (5-3) → RD

RF-D1 → ALU_1 B

ALU_1C → RF-D3

=> LLI RA Imm

RF_PC_R - ROMAND, ALUZA

ROM DATA (11-9) -> RD

ROM DATA (8-0) -> RF-D3

+ 2 -> ALUZB

ALUZC -> RF-PC-WR

=> LW RA, RB, 9mm

RF-PC-R -> ROM Add, AW2A
ROM Data(1-9) -> RFA3
ROM Data (2-6) -> RFA1
RFD1 -> AW,A
ROM DATA(5-0)
ALU,C -> RAM Add
RAM DATA -> RFD3
+2 -> ALU,B
ALU,C -> RF-PC-WR

RF-PC-R -> ROM Address, ALUZA
+2 -> ALUZB
ALUZC -> RF-PC-WR
ROM Data -> RF-AT

ROM Data (8-6) -> RF-AZ

RFD2 -> ALUZA RAM Datain

RFD2 -> RAM-Add

=> ADI RB, RA, 9mm

RF-PC-R → ROM-Add, ALUXA +2 → ALU2-B ALU2C → RF-PC-WR ROM Data (11-9) → RFA3 ROM Data (8-6) → RF-A3 RP-D, → ALU, A ROMDATA (5-0) SES ALU, B ALU, C → RF-D3

- ⇒ LM: System stalled for 8 cycles, in . In the instruction decoder, Lw instruction is passed 8 times, each with an updated memory Cocation and an updated register destination,
- ⇒ SM: System stalled for 8 cycles. Instruction decoder sends Sw instruction 8 times while applating memory location (using immediate) and register destination for source.

=> BEB RAIRB Smm / BLT/BLE

RF-PC-R -> ROM Add, AWA, AWA ROM Data (11-9) -> RF-AT ROM Data (8-6) -> RF-AZ RF-D1 -> AW, A RF-D2 -> AW, B ROM DATA (5-0) SE AW3B SE AW3B SE AW3B SE AW3B SE AW3B SE AW3B SE AW3B

Cond": -

BEB: (2==1)

BLT : (Z=00 && C==1)

PLE: (== 1)

=) JALR RA, Imm

RF-PC-R - ROM-AND, AWYA, AWYA
+2 -> ALUZB
ROM Data (8->0) SE ALUZB
MEM, Data (11-9) -> RF-AZ
AWZC -> RFDZ
ALUZC -> RFDZ

=> JLR RA, RA

RF-PC-R -> ROMADI, ANUIA, ANUIA +2 -> ANUIB ROM-Data (11-9) -> RF-AZ ALUZC -> RFDZ ROM Data (8-6) -> RFAZ RF-D2 -> RF-PC-WR

⇒ JRI RA, Imm


RF-PC-R -> ROM Add


ROM Data (11-9) -> RFA7

RF-D1 -> AW3A

ROM Data SE ALU3B

AW2 C -> RF-PC-WR





- ALU, C

