

EE 309 Project Report

PIPELINED RISC-IITB

Jainesh Mehta - 210071001

Ishaan Manhar - 210070033

Harshraj Chaudhari- 210040060

Kushagra Ghelot - 21D070041

The project involved implementing a 6 stage- pipelined simple computer with the following stages :

1. **Instruction fetch** :

This state is responsible for reading the contents of PC(R0) and then fetching the corresponding instruction from memory and passing it on to the IFID pipeline register.

2. **Instruction decode** :

This state is responsible for collecting the instruction from the IFID pipeline register and then passing on the various control signals controlling the entire system to the IDRR pipeline register, this is also the state where the system recognises the LM/SM instructions and the decoder, passes on a LW/SW instruction to the IDRR register, there is a register counter whose value increases from 0 to 7 with each clock cycle and once the register hits 7, the control signal LMSM_hazard turns 0 and the stalling is stopped.

There is also a "Cancel bit" responsible for flushing out the contents of the pipeline register

We have also implemented an adder within this stage solely for determining the JUMP address.

3. **Register Read** :

The state responsible for reading the contents of the registers with the corresponding addresses store in Register source1 (Rs1) and Register source2 (Rs2) , there are muxes (MUXA and MUXB)

provided in order to control the data that is passed on to the pipeline register, there is also an adder to add contents of Rf_D1 and $imm*2$, which is required for instructions where $Rx + Imm*2$ is required. Similar to the IDRR pipeline register, even the RREX pipeline register has the “cancel bit” required for flushing out the contents of the register.

4. **Execution state :**

This is the state where ALU1A is implemented, ALU1A has a 2 bit control(ALUsel) and ADD,SUB, NAND is implemented based on the control bit sent by the instruction decoder, there are MUXes to control what is given as the inputs to the ALU, the carry and zero flags are implemented using a d-flipflop while MUXes are used again to control whether the carry and zero flags will be modified or not. There is also an adder present to implement $PC+Imm*2$ which might be required to WB.

5. **Memory access state :**

This is the only state where any kind of memory data can be read or written (in the RAM), there are separate data lines for data read (Data out) and data write (Data in), data write is controlled by the mem_wr control signal sent by the instruction decoder, the memory address is implemented using a 2x1 MUX with input lines as ALU1C and ALU3C, there is a MUX also implemented to decide what is written back to the register file and this is passed on to the MEMWB register pipeline.

6. **Write Back state :**

This is where we write back to the registers using Rf_D3 as the data to be written back and Rf_A3 as the address to which the data is to be written back, as always there is a control bit Rf_wr controlling whether registers are to be kept write enabled or not.

Instructions :-

\Rightarrow NCZ/NCU/NCC/ADA/ADC/ADZ/AWC/ACA/ACC/ACZ/ACW/NDU/NDU/NDZ

RF-PC-R \rightarrow ROM-Address, ALU₂-A
 + 2 \rightarrow ALU₂-B
 ALU₂C \rightarrow PC-IF
 ROM-DATA₍₁₁₋₉₎ \rightarrow RS₁
 ROM-DATA₍₈₋₆₎ \rightarrow RS₂
 ROM-DATA₍₅₋₃₎ \rightarrow RD
 RF-D₁ \rightarrow ALU₁-A
 RF-D₂ \rightarrow ALU₁-B
 of (condⁿ) :-
 ALU₁C \rightarrow RF-D₃


\Rightarrow LLI RA Imm

RF-PC-R \rightarrow ROM Add, ALU₂-A
 ROM DATA₍₁₁₋₉₎ \rightarrow RD
 ROM DATA₍₈₋₀₎ \xrightarrow{SE} RF-D₃
 + 2 \rightarrow ALU₂-B
 ALU₂C \rightarrow RF-PC-WR


\Rightarrow LW RA, RB, Imm

RF-PC-R \rightarrow ROM Add, ALU₂-A
 ROM Data₍₁₁₋₉₎ \rightarrow RFA₃
 ROM Data₍₈₋₆₎ \rightarrow RFA₁
 RFD₁ \rightarrow ALU₁-A
 ROM Data₍₅₋₀₎ \xrightarrow{SE} ALU₁-B
 ALU₁C \rightarrow RAM Add
 RAM Data \rightarrow RFD₃
 + 2 \rightarrow ALU₂-B
 ALU₂C \rightarrow RF-PC-WR

⇒ SW RA, RB, Imm



⇒ ADI RB, RA, Imm



⇒ LM :- System stalled for 8 cycles, in the instruction decoder, LW instruction is passed 8 times, each with an updated memory location and an updated register destination,

⇒ SM :- System stalled for 8 cycles. Instruction decoder sends SW instruction 8 times while updating memory location (using immediates) and register destination for source.

\Rightarrow BEQ RA, RB Imm / BLT / BLE

RF-PC-R \rightarrow ROM Add, ALU₂A, ALU₃A
 Rom Data (11-9) \rightarrow RF-A₁
 Rom Data (8-6) \rightarrow RF-A₂
 RF-D₁ \rightarrow ALU₁A
 RF-D₂ \rightarrow ALU₂B
 Rom Data (5-0) \xrightarrow{SE} ALU₃B
 % (condⁿ) :-
~~ALU~~
 Adder₂ - C \rightarrow RF-PC-WR
 else :-
~~ALU~~
 Adder₃ - C \rightarrow RF-PC-WR

Condⁿ :-

BEQ : (Z = 1)

BLT : (Z = 0 & C = 1)

PLE : (C = 1)

\Rightarrow JALR RA, Imm


RF-PC-R \rightarrow ROM-Add, ALU₂A, ALU₃A
 + 2 \rightarrow ALU₂B
 ROM Data (8-0) $\xrightarrow[25]{SE}$ ALU₃B
 MEM₁ Data (11-9) \rightarrow RF-A₃
 ALU₂C \rightarrow RFD₃
 ALU₃C \rightarrow RF-PC-WR

\Rightarrow JLR RA, RA


RF-PC-R \rightarrow ROM Add, ALU₂A, ALU₃A
 + 2 \rightarrow ALU₂B
 ROM-Data (11-9) \rightarrow RF-A₃
 ALU₂C \rightarrow RFD₃
 Rom Data (8-6) \rightarrow RF-A₂
 RF-D₂ \rightarrow RF-PC-WR

\Rightarrow JRI RA, Imm


RF-PC-R \rightarrow Rom Add
 Rom Data (11-9) \rightarrow RF-A₁
 RF-D₁ \rightarrow ALU₃A
 Rom Data $\xrightarrow[15]{SE}$ ALU₃B
 ALU₂C \rightarrow RF-PC-WR




① MUX B




② MUX A



③ ALU₁



④ CFWR / ZFWR logic



⑤ RF-WR-EX MUX

