

# TAE 1 - MDC

Date: \_\_\_/\_\_\_/\_\_\_

Page No. : \_\_\_

Name: Jash Vireas Athani

Branch: Information Technology

Section: A

Roll no: 65

Q.1. Write the VHDL code in behavioural, structural and dataflow style for the following digital systems.

1) 3:8 Decoder

a) Behavioural style

```
entity library IEEE;
```

```
use IEEE.STD-LOGIC-1164.ALL;
```

```
entity Decoder3to8 is
```

```
port (
```

```
    X0, X1, X2, Enable : in STD-LOGIC;
```

```
    Y : out STD-LOGIC-VECTOR(7 downto 0)
```

```
);
```

```
end Decoder3to8;
```

```
architecture Behavioural of Decoder3to8 is
```

```
begin
```

```
    process (X0, X1, X2, Enable)
```

```
    begin
```

```
        if Enable = '1' then
```



```

case (X2 & X1 & X0) is
  when '000' => Y <= "00000001";
  when '001' => Y <= "00000010";
  when '010' => Y <= "00000100";
  when '011' => Y <= "00001000";
  when '100' => Y <= "00010000";
  when '101' => Y <= "00100000";
  when '110' => Y <= "00000000";
  when '111' => Y <= "10000000";
  when others => Y <= "00000000";
end case;

```

end case;

else

```

Y <= "00000000";

```

end if;

end process;

end Behaviour;

b) Structural style

library IEEE;

use IEEE.STD-LOGIC-1164-ALL;

entity Decoder3to8 is

port (

X0, X1, X2, Enable: in STD-LOGIC;

Y: out STD-LOGIC-VECTOR (7 downto 0);

);

end Decoder3to8;

architecture structural of Decoder3to8 is  
 signal X0-not, X1-not, X2-not: STD-LOGIC;

begin

-- NOT Gates

X0-not <= not X0;

X1-not <= not X1;

X2-not <= not X2;

-- AND Gates for each output

Y(0) <= Enable and X2-not and X1-not and X0-not;

Y(1) <= Enable and X2-not and X1-not and X0;

Y(2) <= Enable and X2-not and X1 and X0-not;

Y(3) <= Enable and X2-not and X1 and X0;

Y(4) <= Enable and X2 and X1-not and X0-not;

Y(5) <= Enable and X2 and X1-not and X0;

Y(6) <= Enable and X2 and X1 and X0-not;

Y(7) <= Enable and X2 and X1 and X0;

end structural;

c) Dataflow style

library IEEE;

use IEEE.STD-LOGIC-1164-ALL;

entity Decoder3to8 is

port (

X0, X1, X2, Enable: in STD-LOGIC;

Y: out STD-LOGIC-VECTOR (7 downto 0);

);

end Decoder3to8;

architecture Behaviour of Demux1to8 is

begin

$Y(0) \leftarrow \text{enable and (not } X0) \text{ and (not } X1) \text{ and (not } X0);$

$Y(1) \leftarrow \text{enable and (not } X2) \text{ and (not } X1) \text{ and } X0;$

$Y(2) \leftarrow \text{enable and (not } X2) \text{ and } X1 \text{ and (not } X0);$

$Y(3) \leftarrow \text{enable and (not } X2) \text{ and } X1 \text{ and } X0;$

$Y(4) \leftarrow \text{enable and } X2 \text{ and (not } X1) \text{ and (not } X0);$

$Y(5) \leftarrow \text{enable and } X2 \text{ and (not } X1) \text{ and } X0;$

$Y(6) \leftarrow \text{enable and } X2 \text{ and (not } X1) \text{ and (not } X0);$

$Y(7) \leftarrow \text{enable and } X2 \text{ and } X1 \text{ and } X0;$

end Behaviour

2) 1:8 Demux

a) Behavioural style

library IEEE;

use IEEE.STD-LOGIC-1164.ALL;

entity Demux1to8 is

port (

$D$ : in STD-LOGIC;

$S$ : in STD-LOGIC-VECTOR (2 downto 0);

$Y$ : out STD-LOGIC-VECTOR (7 downto 0);

end Demux1to8;

architecture Behaviour of Demux1to8 is

begin

process (0 to 8)

begin

Y <= "00000000";

case 8 is

when '000' =>  $Y(0) \leftarrow D;$

when '001' =>  $Y(1) \leftarrow D;$

when '010' =>  $Y(2) \leftarrow D;$

when '011' =>  $Y(3) \leftarrow D;$

when '100' =>  $Y(4) \leftarrow D;$

when '101' =>  $Y(5) \leftarrow D;$

when '110' =>  $Y(6) \leftarrow D;$

when '111' =>  $Y(7) \leftarrow D;$

when others =>  $Y \leftarrow "00000000";$

end case;

end process;

end Behavioural;

b) Structural style

library IEEE;

use IEEE.STD-LOGIC-1164.ALL;

entity Demux1to8 is

port (

$D$ : in STD-LOGIC;

$S$ : in STD-LOGIC-VECTOR (2 downto 0);

$Y$ : out STD-LOGIC-VECTOR (7 downto 0);

);

end Demux1to8;

architecture Structural of Demux1to8 is



signal s0\_nof, s1\_nof, s2\_nof: STD-LOGIC;  
begin

-- NOT Gate:

s0\_nof <= not s(0);

s1\_nof <= not s(1);

s2\_nof <= not s(2);

-- AND Gate for each output:

y(0) <= s0 and s2\_nof and s1\_nof and s0\_nof;

y(1) <= s0 and s2\_nof and s1\_nof and s(0);

y(2) <= s0 and s2\_nof and s(1) and s0\_nof;

y(3) <= s0 and s2\_nof and s(1) and s(0);

y(4) <= s0 and s(2) and s1\_nof and s0\_nof;

y(5) <= s0 and s(2) and s1\_nof and s(0);

y(6) <= s0 and s(2) and s(1) and s0\_nof;

y(7) <= s0 and s(2) and s(1) and s(0);

end;

end structure;

### 3) Behavioral Style

library IEEE;

use IEEE.STD-LOGIC-1164.ALL;

entity Demux1to8 is

port (

s: in STD-LOGIC;

y: in STD-LOGIC-VECTOR (7 downto 0);

f: out STD-LOGIC-VECTOR (7 downto 0);

);

end Demux1to8;

architecture behavior of Demux1to8 is  
begin

f(0) <= '0' when s = '000' else '0';

f(1) <= '0' when s = '001' else '0';

f(2) <= '0' when s = '010' else '0';

f(3) <= '0' when s = '011' else '0';

f(4) <= '0' when s = '100' else '0';

f(5) <= '0' when s = '101' else '0';

f(6) <= '0' when s = '110' else '0';

f(7) <= '0' when s = '111' else '0';

end behavior;

### 3) Full Subtractor

#### a) Behavioral Style

library IEEE;

use IEEE.STD-LOGIC-1164.ALL;

entity FullSubtractor is

port (

A, B, Bin: in STD-LOGIC;

D, Bout: out STD-LOGIC;

);

and FullSubtractor;

architecture Behavioral of FullSubtractor is

begin

process (A, B, Bin)

```

begin
    D <= A xor B xor Bin;
    Bout <= (not A and B) or (not A and Bin)
           and or (B and Bin);
end process;
end Behavioral;

```

## b) Structural style

```

library IEEE;
use IEEE.STD-LOGIC-1164.ALL;

entity FullSubtractor is
    port (
        A, B, Bin: in STD-LOGIC;
        D, Bout: out STD-LOGIC;
    );
end FullSubtractor;

```

architecture Structural of FullSubtractor is  
 signal D1, B1, B2: STD-LOGIC;

```

begin
    -- First Half Subtractor
    D1 <= A xor B1;
    B1 <= (not A) and B;

```

```

    -- Second Half Subtractor
    D <= D1 xor B2;
    B2 <= (not D1) and B1;

```

```

    -- OR gate for Borrow-out
    Bout <= B1 or B2;
end Structural;

```

## -c) Dataflow style

```

library IEEE;
use IEEE.STD-LOGIC-1164.ALL;

```

```

entity FullSubtractor is
    port (
        A, B, Bin: in STD-LOGIC;
        D, Bout: out STD-LOGIC;
    );
end FullSubtractor;

```

architecture Dataflow of FullSubtractor is  
 begin

```

    D <= A xor B xor Bin;
    Bout <= (not A and B) or (not A and Bin) or
           (B and Bin);

```

end Dataflow;