
Address sequencing Microinstructions are stored in control memory in groups, with each group specifying a routine. Each computer instruction has it's own microprogram routine to generate them microoperations. The handware that controls the address. Sequencing of the Control memory must be capable of sequencing the microinstruct Within a routine of be able to branch from one to another Steps the control most undergo during the execution of a single computer instruction: 1 Load & an initial address into the CAR when power is turned on in the computer, This address is usually the address of the first microinstructions that activate the instruction fetch routine i.e, IR folds instruction. 1 The control memory then goes through the routine to determine the effective address of the operand - AR holds operand address. @ The next step is to generale the micro openations that executes the instruction by considering The upcode 4 applying a mapping. The next s @ After execution control must return to the fetch routine and by executing an un conditional branch. The microinstruction go control memory contains a set of bite to initate microoperations in compular registers. 4 other bits to specify the method by which the next address

is obtained.



Branches, otherwise, Encrement the CAR. It there are 8 status on bit conditions then 3 bits in the microstaturation are used to specify the condition & provide the solution variables. For the multiplexor. For unundificral Branching fixed the value of 1 status bit to be less the branch address from control memory \$ 1360 CAR.

@ Mapping of Instruction.

A special type of branch exists when a microinstruction

Specifies a branch to the first word in control memory

where a microprogram routine is located. The status bits

for this type of branch are the bits in the capeade.

Assume an opeade of a bits a central memory of 128

Locations. So, the mapping process central the a bit

opeade to a a bit address for control memory. This provides

For each computer, instruction A microprogram routine with a

capacity of a microinstructions

mapping bits -> 0 x x x x x 00

Microlatrontion address + 0 101100

fig: Mapping from instruction code to microinstruction address.

Subroutine;

Subroutines are programmes that are used by other routines


to accomplish a particular task 4 can be called from

any point within the main body of the microprogram.

frequently many microprograms confain identical section

of code. Wineinstructions can be saved by imploying subnautings

Scanned with CamScann



DR recieves information from AC, PC or memory. AR recieves information from AR information from AR for anithmetic, logic of shift units performs microoperations with the data from AC & BR & place the result of in AC. Mamory recieves it's address from AR Memory from OR. Data read from memory can go only to DR.

Chistoucism formal:

15 14 10 0

I apocade Address

印(日)

Symbol opcode Description

ADD 0000 ACC AC+ M[EA]

BRANCH 0001 IF (AC>0) then (Pe FEA)

STORE 0010 M[BA] & AC

EXCHANGE 0011 AC & M[EA], M[EA] & AC

fig(h) focir compular instruction

4 bit for addressing mode

11 bit for address

a bit opcode produce 11 possible memory reference instructions out of them 4 was explained as example in fig b.

Design of Basic computer. # A Basic computer consists of the following hardware component: # A momory unit with ugge words of 16 bit. It has 9 registers: DAR (address reg.) @ Pc (Regram Counter), 3 OR (Data 194) @ AC (Accumulator), @ IR (Instruction Reg.), @ TR (Temp. Ry) (DOUTR(output Reg.) (B) INPR (Input Reg.) (B) SC (sequence flipflops A 16-bit common Bus control logic gates Adder & logic circuit connected to the input of Ac. Design of Accumulator Logic: The circuit Associated with the Ac register are shown in fig. The adder & logic circuit has 3 set of Populs. One Set of 16 inputs comes from output of AC. Another set of 16 inputs come from the data register (DR). The third set of tapet eight exputs comes from the input register (INPR) The outputs of the adder and logic unit provide the data Enput for register. In addition, et es necessary to enclude logic gates for controlling the LD, INR & che in the register of for controlling the operation of a ddar of logic ctravity

A	(A)				and the second second		And in Concession, in Spirit,		
		ply:	circuits asso	ociaheo	H.'cu	. AC	and the same of th		
Dirg.	The state of the s								
41.00					1	4100			
	TO THE REAL PROPERTY.	Addes	· Paleran	-	Acc	umulak	br 100	16	
4		Logic	atomic park of second park and the	-	the sales of the s		1840	To Po	
2-3-16	From PA -		1			THE RESERVE OF THE PERSON NAMED IN	religion		
6 6	from INPR	16 Circuit	11 4 . W. 18	- 100			1-400		
- Si	Toni	(MPU)	1 2 3412 (2)	9	1. 15.00	7	1		
To the same	Singalia				INP	CIE		The state of	
			The state of the s	LD	110/	-	die		
+					-	-			
						1			
		central				my or 1640	111111111111111111111111111111111111111		
10		, , , , , , , , , , , , , , , , , , ,							
					one in		An Ethnica		
#		of AC:	Mar Car			-			
		Cate Structure		1s the	LP,	INR	CLR inp	uls	
1,44	of AC	c is as sh	own in fig.		A 60 7 100	1000			
		The output of pergate that generates this control function							
	100	25 - 37 1	10				-		
4 90	- The o	output of par	up gate that	gene	irates	this o	control fun	chion	
								chion	
		nnected to h						ch'on	
	9s co	nnected to t	he CLR of	the	regist	er,		- 34	
	es co		the CLR of	the	regist	impleme	who the or	county	
	es co	nnected to h	the CLR of	the	regist	impleme	who the or	county	
	similar	nnected to the ly, the output	the CLR of the g	the late of to	regist mat the	impleme	of the regi	county	
	similar of n	nnected to hely, the outposico-operation ther seven n	the CLR of the gris onnects	the late of to	regist	implement R	of the region	ster.	
	similar of n	nnected to the ly, the output nicro-operation ther seven ner flogic u	the CLR of the gris onnects	the late of to	regist	impleme an R	of the region	ster.	
	similar of n	nnected to hely, the outposico-operation ther seven n	the CLR of the gris onnects	the late of to	regist	impleme an R	of the region	ster.	
	similar of n	nnected to the ly, the output nicro-operation ther seven ner flogic unroper time.	the CLR of whe of the granitation with circuit	the late of to	regist that the	impleme an R merates	of the region	ster.	
	similar of no adde at p	nnected to the ly, the output nicro-operation ther seven ner flogic unroper time.	is annected with a circuit	the late of to	regist that the re go d ar	impleme and re merations e loads	of the region in	ster.	
	Similar Similar The o adde at p	nnected to the ly, the output nicro-operation ther seven ner flogic unroper time.	who the granitor microoperation mit (circuit)	the late of to	regist mat the re go d ar linese	implement output	of the region into	ster.	

