~\MobaXterm\home\QuartusProjects\Homework\hw8\hw8_square_wave\sqrWv.vhd

```
1 -- Name: Ian Flury
   -- Assignment: HW8, P1 programmable square wave generator.
   -- Class: CPEN430 Digital System Design
   -- Date: 10/18/2023
5
 6
   library ieee;
7
   use ieee.std_logic_1164.all;
   use ieee.std logic unsigned.all;
9
    use ieee.numeric std.all;
10
   use work.all;
11
12
13
    entity sqrWv is
14
        port (
15
            clock : in std_logic;
16
            RST : in std_logic;
17
            H : in std_logic_vector(3 downto 0);
18
            L : in std_logic_vector(3 downto 0);
19
            wave_out : out std_logic
20
        );
21
    end sqrWv;
22
23
    architecture rtl of sqrWv is
24
25
        signal slow_clock : std_logic;
26
        signal high_state : std_logic;
27
28
    begin
29
        clock_100ns_period: process(clock)
30
            variable clk_cntr : unsigned(3 downto 0);
31
32
            begin
            if RST = '1' then
33
34
                clk_cntr := (others => '0');
35
                slow_clock <= '0';</pre>
            elsif clock'EVENT and clock = '1' then
36
37
                clk_cntr := clk_cntr + 1;
38
                if clk_cntr > 4 then
39
                    clk_cntr := (others => '0');
40
                    slow_clock <= not slow_clock;</pre>
41
                end if;
42
            end if;
43
        end process clock_100ns_period;
44
45
        logic: process(slow_clock)
46
            variable counter : unsigned(3 downto 0);
47
            variable down : unsigned(3 downto 0);
48
            variable up : unsigned(3 downto 0);
49
        begin
50
            if RST = '1' then
51
52
                counter := (others => '0');
```

1 of 2 10/26/2023, 10:56 AM

```
53
                 down := (others => '0');
54
                 up := (others => '0');
55
            else
56
                if slow_clock'EVENT and slow_clock = '1' then
57
                     if high_state = '1' then
                         if up = 0 then
58
59
                             high_state <= '0';
                             up := unsigned(H);
60
61
                             wave_out <= '0';
62
                         else
                             up := up - 1;
63
64
                             wave_out <= '1';
65
                         end if;
                     else
66
                         if down = 0 then
67
68
                             high_state <= '1';
69
                             down := unsigned(L);
70
                             wave_out <= '1';</pre>
71
                         else
72
                             down := down - 1;
73
                             wave_out <= '0';</pre>
74
                         end if;
75
                     end if;
76
                end if;
77
            end if;
78
        end process logic;
79
80 end rtl;
```

2 of 2