## ~\MobaXterm\home\QuartusProjects\Homework\hw8\hw8\_serial\_parser\serial\_tb.vhd

```
1 library ieee;
2
   use ieee.std_logic_1164.all;
3
   use work.all;
4
5
   entity serial_tb is
 6
    end serial_tb;
7
8
    architecture tb of serial tb is
9
10
        constant period_c : time := 10 ns;
11
        signal clock net
                             : std logic;
12
        signal RST_net : std_logic;
13
        signal serial_net : std_logic;
14
        signal wave_out_net : std_logic;
15
16
        component serial
17
            port (
18
                 clock : in std_logic;
19
                RST : in std_logic;
20
                 serial : in std_logic;
21
                 wave_out : out std_logic
22
            );
23
        end component serial;
24
25
26
   begin
27
28
        serial_instance: serial
29
        port map(
30
            clock => clock_net,
31
            RST => RST_net,
32
            serial => serial_net,
33
            wave_out => wave_out_net
34
        );
35
36
        tb clk: process
37
        begin
38
            clock_net <= '1';</pre>
39
            wait for period_c / 2;
40
            clock_net <= '0';</pre>
            wait for period_c / 2;
41
42
        end process tb_clk;
43
44
        tb_p: process
45
        begin
46
            serial_net <= '0';</pre>
47
            RST net <= '1';
48
            wait for 4 * period_c;
49
            RST_net <= '0';</pre>
50
51
            wait for period_c;
52
```

1 of 2 10/26/2023, 10:54 AM

```
53
             serial_net <= '1';</pre>
54
             wait for 4 * period_c;
55
56
             serial_net <= '0';</pre>
57
             wait for 2 * period_c;
58
59
             serial_net <= '1';</pre>
             wait for 2 * period_c;
60
61
62
             serial_net <= '1';</pre>
             wait for 3 * period_c;
63
64
65
             serial_net <= '0';</pre>
             wait for 5 * period_c;
66
67
68
             assert false
             report "End of TestBench"
69
70
             severity failure;
71
72
        end process tb_p;
73
74 end tb;
```

2 of 2