## Lab. 4 - Solution Hints (LCD)

The controller's initialization procedure, can be done as follows:

- 1. Turn ON the power
- 2. Wait > 15 ms after VDO rises to 4.5V (or > 40 ms after 2.7V)
- 3. execute instruction "Function Set" (37 µs) with RW=0, RS=0, DB= 0011----
- 4. wait for 4.1 ms
- 5. execute instruction "Function set" (37 µs) with PW=0, RS=0, DB= DO11----
- 6. wait > 100 ms
- 7. execute instruction "Function set" (37 µs) with Rw=0, RS=0, DB=0011---
- 8. execute instruction "Function set" (37 ms) with RW=0, RS=0, DB=0011NF-choose N and F (number of display lines and font)
- 10. execute instruction "Display on/off control" (37 µs)


  With RW=0, RS=0, DB=0000 1 DCB


  D-Display ON
  C-Cursor ON
  B-Blink ON
- 9. execute instruction "Clear Display" (1.52 ms) with RW = 0, RS = 0, DB = 0000 0001
- 11. Execute instruction "entry mode" (37 µs)
  with RW = 0, RS = 0, DB = 0000 01 I/D S
  Choose I/D and S (Increment/ Decrement add shift)

## aursor/blink, shift or not the display)

1. and 2. are abundantly elapsed during the FPGA programming phase

$$37 \mu S + 4.1 mS = 4.137 mS$$
 (about 2 clock cycles with T~2ms)  
 $37 \mu S + 100 \mu S = 137 \mu S$ 






A low frequency clock (EN) is used to move the FSM from one state to another.


Every instruction will have ~ zms to complete which is more than any execution time required.

Because the actual writing occurs at the negeodge of EN, the machine must move from one state to another at the positive ldge of EN, such that RS, R/W, and DB will be frmly available when EN's negeole occurs.

The initialization and setup procedure consists of 7 states




The first four states initialize the controller in the LCD to operate with an 8-bit bus, and a 2 line mode and 5x8 dot characters



The controller employs 7 bits to address the LCD characters, hence with a total of 128 addresses, distributed over two lines of 64 addresses each (0-63 in the first line, 64-127 in the second).

This addressing scheme is independent from the actual LCD size. In our case the LCD size is  $16 \times 2$ , but still the first character is at address 0, while the first char in the second hime is at address 64.

\* Having the RAM address in increment mode allows to write consecutive" characters without the need of providing the address of every char (we need to pass the address only of the first char.)



However
If we want
to write
char. in non
consecutive
locations
we need to
return home
and then
set Addr

0	0	00000001	of the transfer of the transfe	
0		0000001	Clears display and sets DD RAM address to zero.	1.52 ms
	0	0 0 0 0 0 0 1 X (X=don't care)	Returns display to origin and sets DD RAM address to zero.	1.52 ms
0	0	000001 I/D S	Sets cursor direction and display shift during read and write. I/D=1 increment DD RAM address, =0 decrement S=1 shift display, =0 do not shift	37 us
0	0	00001DCB	D=1 display on, =0 off C=1 cursor on, =0 off B=1 blink char., =0 do not blink	37 us
0	0	0 0 0 1 S/C R/L X X	Moves cursor or display without changing DD RAM contents. S/C=1 shift display, =0 shift cursor R/L=1 shift to right, =0 shift to left	37 us
0	0	0 0 1 DL N F X X	Sets bus size, number of lines, and digit size (font).  DL=1 8-bit bus, =0 4-bit bus N=0 1-line operation, =1 2-line F=0 5x8 dots, =1 5x10 dots	37 us
0	0	01AAAAAA	Sets CG RAM address to AAAAAA	37 us
0	0	1 A A A A A A A	Sets DD RAM address to AAAAAAA	37 us
0	1	BFAAAAAAA	Reads busy flag and address counter	0 us
1	0	DDDDDDDD	Writes data into DD RAM or CG RAM (defined by last DD or CG RAM address set)	41 us
1	1	DDDDDDDD	Reads data from DD RAM or CG RAM (defined by last DD or CG RAM address set)	41 us
	0 0 0 0 1 1	0 0 0 0 0 0 0 1 1 0 1 1	0 0 0001 S/C R/L X X  0 0 0 1 DL N F X X  0 0 0 1 A A A A A A  0 0 1 BF A A A A A A  1 0 DDDDDDD  1 1 DDDDDDDD	I/D=1 increment DD RAM address, =0 decrement S=1 shift display, =0 do not shift

FIGURE 23.13. LCD controller (HD44780U or KS0066U) instruction set.