# CENG3420 Lab3 Report

Ian Ha Jin Quan (1155138078)

# <u>Lab 3-1</u>

For state 1, the 8<sup>th</sup> bit should be 1 so that the next state would go back to itself until READY becomes 1. LD.PC and LD.MAR should be disabled and LD.MDR should be enabled so that MDR will load the new value. Lastly MIO\_EN should be enabled so that the memory can be read.

For state 32, j6-j0 should be 0100001 so that it will transition to state 33 next. LD.MDR should be enabled to load the new value. GateRS2 should be enabled to write the value of rs2 to bus. MDRMUX should be 1 to allow MDR to read from the bus.

For state 33, j6-j0 should be 0100001 so that it will loop to itself until READY becomes 1. MIO\_EN and WE should be enabled to allow writing to memory. DATASIZE is 1 for selecting a bit width.

For state 51, j6-j0 should be 0000000 so that it will transition back to state 0 next. LD.REG should be enabled to allow reading from register. RS1En and RS2En should be enabled to allow the ALU to read the values for both registers. GateALUSHF should be enabled to allow the result of ALU to be written to the bus.

For state 102, j6-j0 should be 0000000 so that it will transition back to state 0 next. LD.PC should be enabled to allow PC to load value from PCMUX. PCMUX should be 1 so that it will PC will be loaded with the value of rd that is in the BUS. ADDR1MUX and ADDR2MUX should be 10 and 01 respectively so that rs1 and imm value will be selected and added together. RS1En should be enabled to allow rs1 to be read by ADDR1MUX. Finally, GateMAR should be open to write the value rd to the BUS.

In riscv-lc.c, CURRENT\_LATCHES.REGS[0] = 0 is added to hardwire the register x0 to 0.

## Lab3-2

For reading and writing memory, I followed the hints in the slides for writing and reading 8, 16 and 32 bit memory. I used switch-case to select the appropriate bit width based on the datasize\_mux.

For LD.REG, the register specified in IR 11:7 should be loaded with the value from BUS.

For LD\_MAR, the MAR in next latches should be loaded with value from the BUS.

For LD\_IR, the IR in next latches should be loaded with value from the BUS.

For LD\_PC, the PC in next latches should be loaded with the value from PCMUX, which will select the value from BUS or the value of PC+4.

## <u>Lab 3-3</u>

For the value of GateMAR, it will get its value form the MARMUX, which will select between IR[31.12] or value\_of\_MARMUX.

For the value of shift function unit, it will need the value of funct3 and fucnt7, which can be get from IR[14:12] and IR[31:25] respectively. Then it will need the input from rs1 and RS2MUX.


For GateALUSHF, it will choose between the output value of ALU or Shift based on the value of funct3, which can be get from IR[14:12].

For GateRS2, it will get its value directly from rs2.

For function drive\_bus(), in the case-switch statement, case 1 will be GateMAR, case 2 will be GateALUSHF, case 4 will be GatePC, case 8 will be GateRS2 and case 16 will be GateMDR.

# Console result:

# Count10



```
. . .
                                                                                             Terminal
                                  : 0x00000000
                      [x8]:
[x1]:
[x2]:
[x3]:
[x4]:
[x5]:
                                          gp
tp
                       [x6]:
[x7]:
                                          0x00000000
0x00000000
0x000000004
0x11111111
0x111111800
                      [x11]:
[x12]:
[x13]:
[x14]:
 a2
a3
a4
a5
a6
                                          0x000000068
0x00000000
0x00000000
0x00000000
                       [x17]:
[x18]:
 a7
s2
s3
 54
55
                      [x22]:
[x23]:
[x24]:
[x25]:
                                          0x80600000
0x80600000
0x60600000
0x80600000
56
57
58
59
510
511
t3
                       [x26]
[x27]
[x28]
                                          0x00000000
0x00000000
9x00000000
RISCV LC SIM >
                                                                                                                                                                                                     . . .
                                                                                             Terminal
  File Edit View Terminal Tabs Help
    8x80000886c (12): 9x80854863
9x800080810 (16): 0x80458893
0x800080814 (20): 0x81105863
0x800080818 (24): 0x80808537
                                                     0×00000537
0×00050513
0×00150583
     0x00000001c (28)
0x000000020 (32)
0x000000024 (36)
     0x00000034 (52)
0x00000038 (56)
0x0000003c (60)
                                                     0x04400061
0x048000e1
     0x000000040 (64)
0x00000044 (68)
     0x00000048 (72)
0x0000004c (76)
0x00000050 (80)
                                                     0x40a88833
     0x00000054 (100)
0x00000068 (164)
0x0000006c (108)
0x0000006c (112)
0x00000074 (116)
                                                      0x40d006b3
0x000004b7
0x08448493
                                                        0x00e6c6b3
0x00d4a823
                                  (120)
(124)
      0x00000076
                                                        0x0000767f
0xfffffffe
     0x00000088 (136)
0x00000088 (148)
0x00000099 (144)
0x00000094 (148)
                                                       0x00000000
0x00000000
0x60000000
0xffffffee
RISCV LC SIM >
```

#### Swap

#### Before:

## After:

```
Terminal

File Edit View Terminal Tabs Help

[INFO]: memory cycle count = I

[INFO]: MIO EN = 1, WE = 0, W = 0

[INFO]: memory cycle count = 3

[INFO]: MIO EN = 1, WE = 0, W = 0

[INFO]: memory cycle count = 5

[INFO]: mino Fin = 1, WE = 9, W = B

[INFO]: memory cycle count = 1

[INFO]: mino EN = 0, WE = 0, W = B

[INFO]: mino EN = 0, WE = 0, W = B

[INFO]: mino EN = 8, WE = 8, W = B

[INFO]: mino EN = 8, WE = 6, W = B

[INFO]: mino EN = 6, WE = 0, W = B

[INFO]: mino EN = 6, WE = 0, W = B

[INFO]: mino EN = 6, WE = 0, W = B

[INFO]: mino EN = 6, WE = 0, W = B

[INFO]: mino EN = 6, WE = 0, W = B

[INFO]: mino EN = 6, WE = 0, W = B

[INFO]: mino EN = 6, WE = 0, W = B

[INFO]: mino EN = 6, WE = 0, W = B

[INFO]: mino EN = 6, WE = 0, W = B

[INFO]: mino EN = 6, WE = 0, W = B

[INFO]: mino EN = 6, WE = 0, W = B

[INFO]: mino EN = 6, WE = 0, W = B

[INFO]: mino EN = 6, WE = 0, WE = B

[INFO]: mino EN = 6, WE = 0, WE = B

[INFO]: mino EN = 6, WE = 0, WE = B

[INFO]: mino EN = 6, WE = B

[INFO]: minory Cycle count = 1

[INFO]: mino EN = 6, WE = B

[INFO]: minory Cycle count = 1

[INFO]: minory Cycle count = B

[INFO]: minory
```