{"payload":{"header_redesign_enabled":false,"results":[{"id":"362862774","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"IanArko/MIPS_CPU","hl_trunc_description":"This is a functioning MIPS CPU designed in Verilog to run an an xilinx fpga.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":362862774,"name":"MIPS_CPU","owner_id":28933224,"owner_login":"IanArko","updated_at":"2021-05-10T19:40:19.677Z","has_issues":true}},"sponsorable":false,"topics":["hardware","mips","mips-assembly","xilinx","xilinx-fpga","mips-architecture","mips-processor"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":163,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AIanArko%252FMIPS_CPU%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/IanArko/MIPS_CPU/star":{"post":"1Re0lu1zT1JncPD7rinqC1NyUvLrlIIan7ycSCOO_vL1ys_AfySnS-M1kNtoUqMeLUarQb-BrMtPV9haEhmaKw"},"/IanArko/MIPS_CPU/unstar":{"post":"VvhDpz4VDczpR76KFHcUSLY0VnpSrcmzYHSWRvcJ7bIJzKi130i1xkuznF3MfYewpEbGLYOOZj_cwl8H0nnKAQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"GoPMO9x7TYABHpvvRefXbPL3LstfgTxaHhiMGKskjQ0lMRBtnF4yQ7BfYUWXgE_yX9Nk4QYA2Zdfu-aAc5A_GA"}}},"title":"Repository search results"}