2024 Digital IC Design

Homework 3: matrix multiplier

NAME		黄奕淳							
Student ID		N26112291							
Simulation Result									
Functional	100		Gate-level	100	Clock	21ns	Gate-level	130158 ns	
simulation			simulation		width		simulation time		
Pattern 3 pass Simulation FINISH !!					= Pattern 3 p score = \(\((\cap \)_{\cap \)} \) \((\cap \)_{\cap \)} \((\cap \)_{\cap \} \((\cap \)_{\cap \)} \((\cap \)_{\cap \}) \((\cap \)_{\cap \}) \((\cap \)_{\cap \}) \((\cap \)_{\cap \}) \((\cap \)_{\cap	// "define SDFFILE "/SYN/SET_syn.sdf" // Modify your sdf file name here "define cycle 21.0 "define terminate_cycle 400000 // Modify your terminate cycle here Pattern 3 pass			
Synthesis Result									
Total logic elements						1810			
Total memory bit						0			
Embedded multiplier 9-bit element						1			
			Flow Status Quartus Prime Version Revision Name Top-level Entity Name Family Device Timing Models Total logic elements Total registers Total pins Total wirtual pins Frotal memory bits Embedded Multiplier 9-t Total PLLs	bit elements	Successful - Mon 1 20.1.1 Build 720 1 HW3 MM Cyclone IV E EP4CE55F23A7 Final 1,810 / 55,856 (3 1059 36 / 325 (11 %) 0 0 / 2,396,160 (0 %) 1 / 308 (< 1 %)	1/11/2020 SJ %)			
			D _{a~a}	win ti a	n of vour	dosias			

Description of your design

在這次 LAB 要實作一個矩陣成法器電路,一開始我宣告兩個 2 維 4*4 矩陣,在接收資料的狀態中用於依序存取資料,接著利用矩陣 1 的 j 與矩陣 2 的 i 是否相等判斷兩個矩陣是否可以相乘,若可以相乘則進入下一個狀態,依序將兩個 reg 裡面的資料進行相乘,最後輸出,我總共利用 1810 個邏輯閘與 1 個乘法器,雖然時間較長但因為只使用一個乘法器,因此可以減少面積。

Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit element) × (Total cycle used*clock width)