

UEFI & EDK II TRAINING

EDK II Open Board Platform Design for Intel Architecture (IA)

tianocore.org



Lesson Objective

- Introduce Minimum Platform Architecture (MPA)
- Explain the EDK II Open board platforms infrastructure & focus areas
- Describe Intel® FSP with the EDK II open board platforms

Reference: Minimum Platform Architecture Specification



INTRODUCING Minimum Platform Architecture (MPA)



How to Build Intel UEFI FW for a System



Core

- Typically, open source.
- Industry standard drivers
- Generic firmware infrastructure code.



Silicon

- Typically, closed source
- Has some tie to a specific class of physical hardware.
- Sometimes governed by industry standards, sometimes proprietary.



Platform

- Typically, closed source.
- Advanced or platform feature code.
- Board specific code for one or more motherboards.



Firmware is Built on Standards



UEFI Forum

Core

- UEFI Specification
- ACPI Specification
- Platform Initialization Specification

intel

Intel Firmware

Silicon

Intel[®] FSP Specification

Hardware

The Platform code brings it all together

- Defines the firmware flash map
- Specifies the core and hardware drivers needed
- Calls into the silicon initialization API
- Provides board specific setting like GPIO values, SPD settings, etc.

COMPUTING GROUP









Lack of Platform Code Consistency

Platform code is largely missing from EDKII

- EDKII leaves a lot of functionality to platform code
- A QEMU example is given: OvmfPkg
- Implementation is an exercise for the user

Result: Many platform implementations across the industry

It is difficult to understand and debug.

Boot flows vary arbitrarily between systems

It is difficult to secure.

Same thing done different ways





Client




Ultra Mobile





MinPlatform + Intel® Firmware Support Package (Intel® FSP)



Intel Open Platform Firmware Stack - Minimum Platform

Consistent boot flows and interfaces **Approachable** across the ecosystem **Scalable** from pre-silicon to derivatives



What are Minimum Platform Stages?

Minimal Debug

External Debugger Support

Serial Port

Progress and Error reporting

Memory Functional

Basic HW Initialization

Memory Initialized

Boot to UEFI Shell

Includes Serial Console I/O

UEFI Shell command line interface

Stage OS Boot to

Basic ACPI Table Initialization

SMM support

OS kernel minimal functionality

Security Enabled

Authenticated Boot

Security Registers Locked

AdvancedFeatureSelection

Features Selected Based on System-Specific Usage.

BIOS Setup

Capsule Update

Minimum Platform

Full Platform

Stages reflect firmware development lifecycle and how a system bootstraps itself



FOUR FOCUS AREAS

Feature

- Minimal Baseline
 - Feature ON/OFF
 - Self-testing

Tree Structure

Configuration


Porting

- Incremental
- Simple PCD usage model
- No setup

- Incremental
- Simple C libraries
- The same each time



TREE STRUCTURE





Organization

Feature

Common

No direct HW requirements

Tree Structure Configuration Porting

Platform

• Enable a specific platform's capabilities.

Board

Board specific code

Silicon

• Hardware specific code



Open Source EDK II Workspace

```
MyWorkSpace/
    edk2/
      - "edk2 Common"
    edk2-platforms/
      Platform/ "Platform"
         Intel/
            MinPlatformPkg/"Platform
                             Common"
            XxxOpenBoardPkg/ "Platform"
               BoardX/ "Board Instance"
      Silicon/ "Silicon"
         Intel/
            XxxSiliconPkg/
      Features/ "any"
    edk2-non-osi/
      Silicon/
         Intel/
    FSP/"Silicon"
```

Common

Tree Structure Configuration

Porting

Feature

Platform

Board

Silicon


Features

14



Open Board Tree Structure

```
edk2-platforms/ <a href="https://github.com/tianocore/edk2-platforms">https://github.com/tianocore/edk2-platforms</a>
 Platform/
     Intel/
         BoardModulePkg
                                      ← Platform(family)
         KabylakeOpenBoardPkg
                                      ← Board (instance)
             KabylakeRvp3
                                      ← Platform (common)
         MinPlatformPkg
 Silicon/
     Intel/
                                      ← Silicon
         KabylakeSiliconPkg
 Features/Intel
                                      ← Features
           AdvancedFeaturePkg
edk2-non-osi/ <a href="https://github.com/tianocore/edk2-non-osi">https://github.com/tianocore/edk2-non-osi</a>
   Silicon/
     Intel/
                                      ← Silicon
          KabylakeSiliconBinPkg
          PurleySiliconBinPkg
      https://github.com/IntelFsp/FSP
                                      ← Silicon
FSP/
     KabylakeFspBinPkg
```





Platform Package Structure MinPlatformPkg

Platform Common Driver

Where:

- <Basic Common Driver>: The basic features to support OS boot, such as ACPI, flash, and FspWrapper. It also includes the basic security features such as Hardware Security Test Interface (HSTI).
- Include: The include file as the package interface. All interfaces defined in MinPlatformPkg.declare put to here.
- Library: It only contains feature independent library, such as PeiLib. If a library is related to a
 feature, this library is put to <Feature>/Library folder, instead of root Library folder.
- PlatformInit: The common platform initialization module. There is PreMemPEI, PostMemPEI,
 DXE and SMM version. These modules control boot flow and provide some hook point to let
 board code do initialization.

18



Open Board Package Structure

<Generation>OpenBoardPkg

Where:

- BasicCommonBoardDrivers> and AdvancedCommonBoardDrivers> designate a board generation specific feature. They need to be updated when we enable a board generation.
- <Board> contains all the board specific settings. If we need to port a new board in this generation, copy the <Board> folder and update the copy's settings



One Feature, One directory Guideline

Use a hierarchical layout, KabylakeOpenBoardPkg example

```
KabylakeOpenBoardPkg /
 Acpi /
                                            KabylakeRvp3 / (cont.)
    BoardAcpiDxe /
                                               Include /
  FspWrapper /
                                               Library /
    Library /
                                               OpenBoardPkg.dsc
    PeiFspPolicyUpdateLib /
                                               OpenBoardPkg.fdf
  Include /
  KabylakeRvp3
  Library /
    BaseEcLib /
    BaseGpioExpanderLib /
    PeiI2cAccessLib /
  Policy /
    Library /
```

Only put the basic features into the root directory



Features

Feature

- Minimal Baseline
- Feature ON/OFF
- Self-testing

Tree Structure Configuration


Porting



Minimum Platform Stage Selection

Platform Firmware Boot Stage PCD:

OpenBoardPkgPcd.dsc




```
[PcdsFixedAtBuild]
#
# Please select BootStage here.
# Stage 1 - enable debug (system deadloop after debug init)
# Stage 2 - mem init (system deadloop after mem init)
# Stage 3 - boot to UEFI shell only
# Stage 4 - boot to OS
# Stage 5 - boot to OS with security boot enabled
# Stage 6 - Add Advanced features
gMinPlatformPkgTokenSpaceGuid.PcdBootStage 4
```



Required set of PCDs in MPA Spec

Link to Required PCDs according to stages



Flash Map Config

Debug Config

Intel® FSP Config

Post Memory FV

UEFIFV

Driver Related

Memory Type Information

OS FV


Security Flash Map

Stage 5 Features

Advanced Feature FV



Build Control Files



DSC files

control what gets compiled and linked

FDF files

control what gets put in the system FLASH image



Where are the DSC & FDF files?

Kabylake Open Board

```
Platform/Intel/KabyLakeOpenBoardPkg/
KabyLakeRvp3/

OpenBoardPkgPcd.dsc ← Modify PCD Here
OpenBoardPkgBuildOption.dsc
OpenBoardPkg.dsc ← Add Features Here

FlashMapInclude.fdf
OpenBoardPkg.fdf ← Add Features Here
```

```
/edk2-platforms/Platform/
  Intel/MinPlatformPkg/
    Include/
      Fdf/
      Dsc/
/edk2-platforms/Features/
  Intel/YyyAdvancedPkg/
    Include/
      Fdf/
      Dsc/
```

OpenBoardPkgPcd.dsc File Controls if feature ON or OFF



Example Kabylake Configuration .DSC file

```
[PcdsFixedAtBuild]
 # Please select BootStage here.
 # Stage 1 - enable debug (system deadloop after debug init)
 # Stage 2 - mem init (system deadloop after mem init)
 # Stage 3 - boot to shell only
 # Stage 4 - boot to OS
 # Stage 5 - boot to OS with security boot enabled
 gMinPlatformPkgTokenSpaceGuid.PcdBootStage 4
[PcdsFeatureFlag]
 gMinPlatformPkgTokenSpaceGuid.PcdStopAfterDebugInit FALSE
 gMinPlatformPkgTokenSpaceGuid.PcdStopAfterMemInit|FALSE
 gMinPlatformPkgTokenSpaceGuid.PcdBootToShellOnly FALSE
 gMinPlatformPkgTokenSpaceGuid.PcdUefiSecureBootEnable FALSE
 gMinPlatformPkgTokenSpaceGuid.PcdTpm2Enable FALSE
!if gMinPlatformPkgTokenSpaceGuid.PcdBootStage >= 1
 gMinPlatformPkgTokenSpaceGuid.PcdStopAfterDebugInit TRUE
!endif
```

Link to
OpenBoardPkgPcd.dsc
Confg .dsc file

Link to EDK II DSC Spec.



Example Kabylake .FDF file

```
[FV.FvPreMemory]
INF UefiCpuPkg/SecCore/SecCore.inf
INF MdeModulePkg/Core/Pei/PeiMain.inf
!include $(PLATFORM PACKAGE)/Include/Fdf/CorePreMemoryInclude.fdf
INF $(PLATFORM_PACKAGE)/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
INF IntelFsp2WrapperPkg/FspmWrapperPeim.inf
INF $(PLATFORM_PACKAGE)/PlatformInit/SiliconPolicyPei/SiliconPolicyPeiPreMem.inf
[FV.FvPostMemoryUncompact]
!include $(PLATFORM_PACKAGE)/Include/Fdf/CorePostMemoryInclude.fdf
# Init Board Config PCD
INF $(PLATFORM_PACKAGE)/PlatformInit/PlatformInitPei/PlatformInitPostMem.inf
INF IntelFsp2WrapperPkg/FspsWrapperPeim.inf
INF $(PLATFORM PACKAGE)/PlatformInit/SiliconPolicyPei/SiliconPolicyPeiPostMem.inf
!if gSiPkgTokenSpaceGuid.PcdPeiDisplayEnable == TRUE
FILE FREEFORM = 4ad46122-ffeb-4a52-bfb0-518cfca02db0 {
SECTION RAW = $(PLATFORM_FSP_BIN_PACKAGE)/SampleCode/Vbt/Vbt.bin
SECTION UI = "Vbt"
                                                                Link to Kabylake .FDF
FILE FREEFORM = 7BB28B99-61BB-11D5-9A5D-0090273FC14D {
SECTION RAW = MdeModulePkg/Logo/Logo.bmp
                                                               Link to EDK II FDF Spec
```



CONFIGURATION

Feature

Tree Structure

Configuration

Porting

- Incremental
- Simple PCD usage model
- No setup



MPA Configuration Options

Platform configuration data for Minimum Platform

PI PCD

• The PI PCD could be static data fixed at build time or dynamic data updatable at runtime.

FSP UPD- Silicon Policy Hob/PPI/ Protocol FSP UPD can be static default configuration, or a dynamic updatable UPD. It is policy data constructed at runtime or it can be a hook for silicon code

Global NVS

 ACPI region, passes configuration from C code to ASL code.



Silicon Policy Data Flow Guidelines

Silicon Module Provides Default Silicon Policy Data


Typedef data structure

Board Module Updates the Silicon Policy Data

 PCD database, Setup Variable, Binary Blob, etc.



Example: FSP policy in MinPlatformPkg



38



Update Silicon Policy example


KabylakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp

```
EFI STATUS
EFIAPI
PeiFspSaPolicyUpdatePreMem (
IN OUT FSPM_UPD *FspmUpd
VOID *Buffer;
// Override MemorySpdPtr
CopyMem((VOID *)(UINTN)\
 FspmUpd->FspmConfig.MemorySpdPtr00,\
 (VOID *)(UINTN)PcdGet32 (PcdMrcSpdData), \
PcdGet16 (PcdMrcSpdDataSize));
CopyMem((VOID *)(UINTN)\
 FspmUpd->FspmConfig.MemorySpdPtr10,\
 (VOID *)(UINTN)PcdGet32 (PcdMrcSpdData),\
PcdGet16 (PcdMrcSpdDataSize));
```

```
// Updating Dq Pins Interleaved, Rcomp Resistor &
// Rcomp Target Settings
 Buffer = (VOID *) (UINTN) PcdGet32 \
           (PcdMrcRcompTarget);
  if (Buffer) {
    CopyMem ((VOID *)\
      FspmUpd->FspmConfig.RcompTarget, \
      Buffer, 10);
  return EFI SUCCESS;
```

Link to file: PeiSaPolicyUpdatePrMem.c







Staged Approach by Features

- Platform Firmware Boot Stage PCD

PCD Variable:

gPlatformModuleTokenSpaceGuid.PcdBootStage


Stage 1	enable debug
Stage 2	memory initialization
Stage 3	boot to UEFI shell only
Stage 4	boot to OS
Stage 5	boot to OS w/ security enabled
Stage 6	Advanced Feature Selection
Stage 7	Performance Optimizations



PCD Is tested within .FDF to see which modules to include



Stages Organize the MPA Specification






UEFI Firmware Volumes (FV) - Review

Platform Initialization - Firmware Volume

- Basic storage repository for data and code is the Firmware Volume (FV)
- Each FV is organized into a file system, each with attributes
- One or more Firmware File Sections (FFS) files are combined into a FV
- Flash Device may contain one or more FVs.
- FDF file controls the layout → .FD image(s)



PI Spec Vol 3



Standardize FV By Stages

Pre-Memory

Post Memory

UEFI Boot

OS Boot

Security

Advanced

- FvPreMemory The PEIM dispatched before the memory initialization. Also included FSP - FV
- FvPostMemory The PEIM dispatched after the memory initialization. Also included FSP - FV
- FvUefiBoot The DXE driver supporting UEFI boot, such as boot to UEFI shell.
- FvOsBoot The DXE driver supporting UEFI
 OS boot, such as UEFI Windows.
- FvSecurity The security related modules, such as UEFI Secure boot, TPM etc.
- FvAdvanced The advanced feature modules, such as UEFI network, IPMI etc.



Intel FSP Firmware Volumes

created Pre-Build

```
MyWorkSpace/
    edk2/
      - "edk2 Common"
    edk2-platforms/
      Platform/Intel "Platform"
         KabyLakeOpenBoardPkg/
           include/fdf \
               FlashMapInclude.fdf
           BoardXPkg/ "Board"
      Silicon/ "Silicon"
         Intel/MinPlatformPkg/
    edk2-non-osi/
      Silicon/Intel/
    FSP/
       BoardXPkg
           Fsp.fd
```

FvFspT

– Temp Memory

FvFspM

• -> FvPreMemorySilicon


FvFspS

• -> FvPostMemorySilicon

Pre-Build w/
RebaseAndPatchFspBinBaseAddress.py



Intel FSP APIs in FSP Binary




www.tianocore.org

Using Intel®FSP w/ EDK II: PDF



Boot Flow with Intel FSP API Mode




Original Source: Using the Intel® FSP with EDK II (2.0) Fig 4. – This now shows a 6 API added in FSP 2.2

48



Intel FSP 2.1 Dispatch Mode Boot Flow

gIntelFsp2WrapperTokenSpaceGuid PcdFspModeSelection 0 - dispatch, 1 — API



FSP Spec 2.1



Dispatch Mode Interface

- Optional boot flow intended to enable Intel FSP to integrate well in to UEFI bootloader implementations.
- Conforms to UEFI & PI Specifications
- The FSP-T, FSP-M, and FSP-S are containers that expose firmware volumes (FVs) directly to the bootloader.
- UPD Mechanism to pass Config data is not needed
- PCD Database Required




Figure 6 FSP Spec 2.2




PLATFORM HOOKS Using EDK II Libraries





EDK II Libraries w/ Platform Hooks





DSC maps library class to library-instances

Syntax in DSC file

[libraryclasses]

LibraryClassName | Path/To/LibInstanceNameInstance1.inf

Search INF files for string: "LIBRARY_CLASS ="



Platform Initialization Board Hook Modules

```
MinPlatformPkg/
  Include/
     Library/
      BoardInitLib.h
  Library/
  PlatformInit/
    PlatformInitPei/
     PlatformInitPreMem/
     PlatformInitPostMem/
    PlatformInitDxe/
    PlatformInitSmm/
```

```
BoardDetect()
BoardDebugInit()
BoardBootModeDetect()
BoardInitBeforeMemoryInit()
BoardInitBeforeTempRamExit()
BoardInitAfterTempRamExit()
BoardInitAfterMemoryInit()
BoardInitBeforeSiliconInit()
```

```
BoardInitAfterPciEnumeration()
BoardInitReadyToBoot()
BoardInitEndOfFirmware()
```



Platform Initialization Board Hook Modules

```
MinPlatformPkg/
    . . .
PlatformInit/
    PlatformInitPei/
    PlatformInitPreMem/
```

```
PlatformInitPreMem/
    BoardDetect()
    BoardDebugInit()
    BoardBootModeDetect()
    BoardInitBeforeMemoryInit()
    . . .
Notify call back
```

```
PlatformInitPostMem/
```

```
PlatformInitPostMem/
  BoardInitBeforeSiliconInit()
    . . .
  BoardInitAfterSiliconInit()
```

BoardInitAfterMemoryInit()



How to find the Platform Hooks: Process of Porting



Check the Board/Platform .FDF file layout



Investigate the FDF then DSC files

Porting process per stage find and update platform hooks

- Locate FVs for each stage
- 2 Modules for each FV contents
- Module Locations
- 4 Platform Porting Libraries per Module
- Update the Hook Function for Board

Some01.efi = source from .inf 3

LibraryHook01

← Board specific .c file 5

LibraryHook02

FDF FV Some01.efi Some02.efi SomeX01.efi SomeX02.efi **FSP FSP-T FSP-M**

Also check the reference platform BUILD directory



How to search for Libraries in the Workspace

- 1. Search the workspace .DSC files for the string of the library
- 2. Open the .DSC files associated with the open board platform project
- 3. Determine which Library is used and that should have the build path in the workspace
- 4. DSC file will have similar to:

SomeLib | Path_to_the_Library_used.inf

5. Verify the instance used from the Build directory







Platform Initialization Board Hook Modules

```
MinPlatformPkg/
    Include/
        Library/
        BoardInitLib.h ← // hooks
    Library/
        . . .
    PlatformInit/
        PlatformInitPei/
        PlatformInitPreMem/
```

```
BoardDetect()
BoardDebugInit()
BoardBootModeDetect()
BoardInitBeforeMemoryInit()
```

- Stage 1

Platform folder PlatformInit controls the platform initialization flow

Link: BoardInitLib.h



Example Hook - Board Detection

```
MinPlatformPkg/
 PlatformInit/
   PlatformInitPei ->
     PlatformInitPreMem.c
       BoardDetect()
KabylakeOpenBoardPkg/
 KabylakeRvp3/
   Library/
     BoardInitLib ->
       PeiBoardInitPreMemLib.c
         BoardDetect()
       PeiKabylakeRvp3Detect.c
         KabylakeRvp3BoardDetect()
```

-Kabylake example



Uses PCD Library calls to set / get Board SKU for Storing Board ID

LibPcdGetSku() & LibPcdSetSku()

KabylakeRvp3BoardDetect() function reads Board ID from embedded controller (EC) using the LPC bus

LibPcdSetSku() stores Board ID

LibPcdGetSku() used from that point on





MINIMUM PLATFORM ARCHITECTURE SUMMARY

Feature

- Minimal Baseline
- Feature ON/OFF
- Self-testing

Tree Structure

Configuration

- Incremental
- Simple PCD usage model
- No setup

Porting

- Incremental
- Simple C libraries
- The same each time



Summary

- Minimum Platform Architecture (MPA) is an Open source Intel platform code base for use with EDK II
- EDK II Minplatform's infrastructure focus areas: Tree, Features, Configuration & Porting
- MinPlatform uses Intel® FSP for processor, silicon and memory init & uses silicon policy guild lines for data flow







Return to Main Training Page



Return to Training Table of contents for next presentation link





ACKNOWLEDGEMENTS

Redistribution and use in source (original document form) and 'compiled' forms (converted to PDF, epub, HTML and other formats) with or without modification, are permitted provided that the following conditions are met:

Redistributions of source code (original document form) must retain the above copyright notice, this list of conditions and the following disclaimer as the first lines of this file unmodified.

Redistributions in compiled form (transformed to other DTDs, converted to PDF, epub, HTML and other formats) must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS DOCUMENTATION IS PROVIDED BY TIANOCORE PROJECT "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL TIANOCORE PROJECT BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS DOCUMENTATION, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Copyright (c) 2021-2022, Intel Corporation. All rights reserved.