

UEFI & EDK II TRAINING

Introduction to Platform Firmware Security w/ UEFI

tianocore.org



LESSON OBJECTIVE


- Why is platform firmware Security important
- UEFI boot flow with the threat model
- Security technologies overview
- Tools and resources on how to test firmware for security



UEFI BOOT FLOW UEFI boot flow with the threat model



UEFI Boot Execution Flow




What Could Possibly Go Wrong???

<u>www.tianocore.org</u>




UEFI & Platform Initialization Task Flow





Firmware Attack Surfaces



www.tianocore.org



Goals of security architecture and assets that are protected

NIST SP 800-33 – IT Security Objectives

Availability, Integrity, Confidentiality, Accountability, Assurance

The goal of information technology security:

Enable an organization to meet all of its mission/business objectives by implementing systems with due care consideration of IT-related risks to the organization, its partners and customers.



Goals of security architecture and assets that are protected

NIST SP 800-33 – IT Security Objectives

Availability, Integrity, Confidentiality, Accountability, Assurance

Confidentiality

Protect against unauthorized access

Integrity

Protection of Content & Quality

Availability

Ensure access

Accountability

Also Authenticity - traced uniquely to the source entity

Assurance

• Guarantee on the correctness, Non-repudiation

All of these objectives are interdependent with Assurance



What to build & defend – Rationale for a threat model

- "My house is secure" is almost meaningless
 - Against a burglar? Against a meteor strike? A thermonuclear device?
- "My system is secure" is almost meaningless
 - Against what? To what extent?

Threat modeling is a process to define the goals and constraints of a (software) security solution


Translate user requirements to security requirements

We use threat modeling for our UEFI / PI codebase


We believe the process and findings are applicable to driver implementations as well as UEFI implementations in general

We Need to protect our Assets from Threats


























Baseline: Boot trust regions

A Threat Model (TM) defines the security assertions and constraints for a product

- Assets:
- Threats:
- Mitigations:

Mfg Auth only

MA + Others

Recovery Trust Region – Transient

> Exit to BIOS TR after flash containing region is locked

> To loaded recovery image after Mfg Auth verify

BIOS Trust Region – Transient

- > Initializes most of system
- > Installs SMM Trust Region
- > Exit only after BIOS flash, SMM locked
- > To Boot or Legacy TR based on policy

Boot Trust Region –

Transient

- >Trusts application images before execution
- >To signed ORom, Boot loaders
- >To Legacy TR if unsigned images, policy ok

Legacy Trust

Region – Transient

- > Run unsigned ORom
- > No assets
- > To Option ROMs, boot loaders

SMM Trust Region – Runtime

- > Trusts BIOS TR during initialization
- > Trusts only itself after initialization

OS SPACE

www.tianocore.org



Threat Model with Examples

Boot Trust Regions and Assets

Asset	Example Threats	Mitigations	Checks
Firmware/BIOS Flash Contents	CIH attack: erase boot block	SPI locks, descriptor	CHIPSEC
SMM	Callouts; Access to SMM	TSEG, SMRR, SMM_CODE_CHK	CHIPSEC
Execution During Boot Flow	Run malware in Op ROM	Secure Boot, DMA protection	Manual testing (eg CHIPSEC)
S3 Boot Script & S3 Resume Boot Flow	Resume reconfiguration losing locks	SMM Lock Box	Manual testing (eg CHIPSEC)
UEFI Variables (includes Authenticated & non-Authenticated)	Variable store full; Content change	Attributes, Lock Protocol	Manual testing (eg CHIPSEC)
Etc			



Summary

Platform Firmware Security – Why is it important?

Why is platform firmware Security important

UEFI boot flow with the threat model

Prevent low level attacks that could "brick" the system

Identify where UEFI firmware is vulnerable and define a Threat Model



SECURITY TECHNOLOGIES

Security Technologies Overview



BOOT SECURITY





BOOT SECURITY TECHNOLOGIES

Hardware Root of Trust

Boot Guard, Intel® TXT

Measured Boot

Using TPM¹ to store hash values

Verified Boot

Boot Guard +
UEFI Secure Boot

¹TPM – Trusted Platform Module

Resources: https://firmwaresecurity.com/2015/07/29/survey-of-boot-security-technologies/



HARDWARE ROOT OF TRUST

Boot Guard

CPU verifies signature

Verification occurs before BIOS starts

Hash of signature is fused in CPU

Verification

Intel® TXT


Uses a Trusted Platform Module (TPM) & cryptographic

Provides Measurements

Measurements



Full Verified Boot Sequence




https://firmware.intel.com/sites/default/files/resources/Platform Security Review Intel Cisco White Paper.pdf



Boot Guard and TXT

Both features rooted in Trusted Computing.

Establishing a Trusted Environment (Intel provides 3 modes)
Starts with Root of Trust for Measurement (RTM)




1. Trusted computing base (TCB)



UEFI SECURE BOOT


Software ID checking during every step of the boot flow:

- 1. UEFI System FW (updated via secure process)
- 2. Add-In Cards (signed UEFI Option ROMs)
- 3. OS Boot Loader (checks for "secure mode" at boot)





UEFI Secure Boot Flow





End to End Platform Integrity

Reference:

Where do I 'sign' up?

OS Driver **OS** Driver OS Secure **OS Kernel Boot** UEFI OS Loaders (SecondStageLoader.efi) HDD UEFI UEFI UEFI UEFI **OROM** Driver App **Boot Loaders UEFI** OSLoader1.efi OSLoader2.efi UEFI UEFI UEFI Secure OSLoader3.efi **OROM** Driver App Boot **UEFI DXE Core / Dispatcher NV** store/ Flash Silicon initialization (SEC/PEI) System Hardware Boot I/O Memory Gra Guard

www.tianocore.org

Intel® Device Protection
Technology with
Boot Guard – Secure
Boot Policy Enforcement



FLASH DEVICE





Physical Addr0xFFFFFFFF CPU Reset Vector 0xFFFFFF0

BIOS | FW

SPI

Flash

SPI

Boot Block Init code

FVMAIN

BIOS

4KB

NVRAM

GbE FW

ME FW

SPI Flash
Descriptor

BIOS Firmware uses SPI Flash

Serial Peripheral Interface (SPI)

- Access controlled by the Peripheral Controller Hub
 (PCH)
- Flash Memory Direct access to physical address space is programed through SPI MMIO registers
- SPI Flash Descriptor Access Control table defines which device (CPU, ME, GbE) can access which regions

Flash Descriptor has to be write-protected

ME – Manageability Engine GbE – Gigabit Ethernet



System Flash Security

Chipset (SPI controller) based protections

- SMM based BIOS Write Protection: write-protects entire BIOS/Firmware region from software other than SMI handler firmware executing in SMM
- SPI Protected Range registers(PR0-PR4): read/write protection of SPI flash regions based on Flash Linear Address for program register access
- Flash Descriptor based access control: defines read/write access to each flash region by each Host Device

Firmware may use SPI flash chips write protection(WP#)

PR0-PR4 defined in SPI MMIO

* tianocore Lock SPI - BIOS Range is not protected - Threats

- BIOS Write Protections often still not properly enabled on many systems
- SMM based write protection of entire BIOS region is often not used: BIOS_CONTROL[SMM_BWP]
- If SPI Protected Ranges (mode agnostic) are used (defined by PR0-PR4 in SPI MMIO), they often don't cover entire BIOS & NVRAM
- Some platforms use SPI device specific write protection but only for boot block/startup code or SPI Flash descriptor region

Mitigations:

- Set BIOS CONTROL[SMM BWP] <- 1</pre>
- Program SPI flash protected ranges (PRx) to cover BIOS range

References: Persistent BIOS Infection (used <u>flashrom</u> on legacy BIOS), <u>Evil Maid Just Got Angrier</u>, <u>BIOS Chronomancy</u>, <u>A Tale Of One Software Bypass Of Windows 8 Secure</u>



FIRMWARE SECURE UPDATE





Solving Firmware Update

Reliable update story

- •Fault tolerant
- Scalable & repeatable




Refrences [6] at: <u>UEFI, Open Platforms</u> and <u>ppt</u>



Solving Firmware Update

Reliable update story

- •Fault tolerant
- Scalable & repeatable



Refrences [6] at: <u>UEFI, Open Platforms</u> and <u>ppt</u>




Solving Firmware Update

Reliable update story

- •Fault tolerant
- Scalable & repeatable

How can UEFI Help?

- Capsule model for binary delivery
- Bus / Device Enumeration
- Managing updates via
 - EFI System Resource Table
 - Firmware Management Protocol
 - Capsule Signing



Refrences [6] at: <u>UEFI, Open Platforms</u> and <u>ppt</u>



Security Guidelines BIOS Update - BIOS Update

Authentication

Integrity Protection Secure Local **Update** (optional)

Non-Bypass Ability

NIST

BIOS Protection Guidelines

Recommendations of the National Institute of Standards and Technology

Source: Nist SP 800-147 .pdf

www.tianocore.org



Security Guidelines

- BIOS Update

BIOS Update
Authentication

Integrity Protection

Key storage in Root of Trust for Update (RTU)

Recovery mechanisms shall also use the authenticated update mechanism unless the recovery process meets the guidelines for a secure local update.

Rollbacks of the BIOS to an earlier version are permitted only if the update or rollback has been authorized by the organization.

Non-Bypass Ability

Recommendations of the National Institute of Standards and Technology

Source: Nist SP 800-147 .pdf

www.tianocore.org



BIOS Update
Authentication

The local update mechanism be used only to load the first BIOS image or to recover from a corruption of a system BIOS.

Integrity Protection

Secure Local Update (optional)

National Institute of

BIOS Protection Guidelines

Recommendations of the National Institute of Standards and Technology

Non-Bypass Ability

Source: Nist SP 800-147 .pdf



BIOS Update Authentication

The RTU and the system BIOS shall be protected from unintended modification.

Integrity Protection

Secure Local Update (optional)

Non-Bypass Ability Special Publication 800-

BIOS Protection Guidelines

Recommendations of the National Institute of Standards and Technology

Source: Nist SP 800-147 .pdf

www.tianocore.org



Bus Controller that bypasses the main processor (e.g., DMA to the system flash) shall not be capable of directly modifying the firmware. Microcontrollers on the system shall not be capable of directly modifying the firmware.

secure Local Update (optional)

BIOS Update

Authentication

Non-Bypass Ability Special Publication 800-14

Standards and Technology
U.S. Department of Commerce

BIOS Protection Guidelines

Recommendations of the National Institute of Standards and Technology

Source: Nist SP 800-147 .pdf



BIOS Update
Authentication

Key storage in Root of Trust for Update (RTU)
Recovery mechanisms shall also use the
authenticated update mechanism unless the
recovery process meets the guidelines for a
secure local update.
Rollbacks of the BIOS to an earlier version

Rollbacks of the BIOS to an earlier version are permitted only if the update or rollback has been authorized by the organization.

The RTU and the system BIOS shall be protected from unintended modification.

Integrity Protection

Secure in Local Coptional

The local update mechanism be used only to load the first BIOS image or to recover from a corruption of a system BIOS.

main processor (e.g., DMA to the system flash) shall not be capable of directly modifying the firmware. Microcontrollers on the system shall not be capable of directly modifying the firmware.

Bus controller that bypasses the

Non-Bypass Ability Notional Institute of Standards and Technology
U.S. Department of Commerce

BIOS Protection Guidelines

Recommendations of the National Institute of Standards and Technology

Source: Nist SP 800-147 .pdf

www.tianocore.org




Signed Firmware Update

- RTU protected by flash locking mechanisms at the hardware level
- BIOS key store includes the full public key used to verify the signature of all BIOS and firmware updates
- Capsule Update with UEFI FMP

RTU - BIOS Root of Trust for Update FMP- Firmware Management Protocol

Source: Dell Signed Firmware Update (NIST 800-147)







UEFI Capsule Update – Firmware Management Protocol (FMP)

FMP capsule image format

- Update FMP drivers
- FMP payloads
 binary update image and optional vendor code

The platform may consume a FMP protocol to update the firmware image





EFI_FIRMWARE_MANAGEMENT_CAPSULE _IMAGE_HEADER

Binary Update Image
Image Length = UpdateImageSize

Vendor Code Byes

Data Length = UpdateVendorCodeSize

Source: Capsule Update & Recovery EDK II PDF



UEFI Firmware Secure "Capsule" Update

Capsule update is a runtime service used to update UEFI FW

0xFFFFFFF

UEFI/BIOS code

EFI capsule header

Update capsule

Firmware (optional DXE driver or update payload)

Firmware (optional DXE driver or update payload)


0x00000000

- 1. Update is initiated by update application/OS run-time
- 2. Update application stores update "capsule" in DRAM or HDD on ESP (e.g. \EFI\CapsuleUpdate)
- 3. Upon reboot or S3 resume, FW finds and parses update capsule
- 4. After FW verifies digital signature of the capsule, FW writes new BIOS FV(s) to SPI flash memory


Source: UEFI Spec Version 2.4 Facilitates Secure Update UEFI Summerfest – July 15-19, 2013



Firmware Update Rollback Protection




Each version fixes some issues with the previous. Since none are known to have security flaws, each new version allows updates to all older versions.





Hardware based System Firmware Update

BIOS Guard address SMM vulnerabilities by strengthening the update trust boundary Example: Intel® Platform Protection Technology w/ BIOS Guard



AC-RAM- authenticated code module (ACM) RAM

Source: http://www.intel.com/content/dam/www/public/us/en/documents/white-papers/security-technologies-4th-gen-core-retail-paper.pdf



SMM BIOS Update Trust Boundary


- For runtime BIOS Update (e.g. on server platforms), all complex SMI handlers code is in the trust boundary of the firmware update
- Different systems have different SMI handlers which makes it difficult to ensure consistent security level of SMI code across all system and security level of firmware update
- BIOS Guard reduces SMI handler attack surface, using one signed BIOS Guard Authenticated Code Module (ACM)
- Platforms enabling BIOS Guard only need to use one module for a given processor generation



BIOS Guard Based Firmware Update

- BIOS Guard can update contents of the BIOS region in system SPI flash and EC firmware on EC flash memory
- BIOS Guard module is Authenticated Code Module (ACM) executing in internal processor AC RAM
- When BIOS Guard is enabled, only BIOS Guard module is able to write to system SPI flash memory
- BIOS Guard verifies the signature of a firmware update package signed by a platform manufacturer prior to writing to system SPI flash memory

Trust Boundary with BIOS Guard



EC – Embedded Controller



When Is Secure Boot Actually Secure?

When all platform manufacturers...

- protect the UEFI BIOS from programmable SPI writes by malware,
- allow only signed UEFI BIOS updates,
- protect authorized update software,
- correctly program and protect SPI Flash descriptor,
- protect Secure Boot persistent configuration variables in NVRAM,
- implement authenticated variable updates,
- protect variable update API,
- disable Compatibility Support Module (Legacy BIOS),
- don't allow unsigned legacy Option ROMs,
- configure secure image verification policies,

and don't' introduce a single bug in all of this, of course.





Summary

Platform Firmware Security – Why is it important?

Why is platform firmware Security important

UEFI boot flow with the threat model

Security technologies overview

Prevent low level attacks that could "brick" the system

Identify where UEFI firmware is vulnerable and define a Threat Model

Boot Guard, Secure Boot and NIST Secure Updates provide mitigations to some hacking methods



SUMMARY

- Why is platform firmware Security important
- UEFI boot flow with the threat model
- Security technologies overview
- Tools and resources on how to test firmware for security







Return to Main Training Page



Return to Training Table of contents for next presentation link





ACKNOWLEDGEMENTS

Redistribution and use in source (original document form) and 'compiled' forms (converted to PDF, epub, HTML and other formats) with or without modification, are permitted provided that the following conditions are met:

Redistributions of source code (original document form) must retain the above copyright notice, this list of conditions and the following disclaimer as the first lines of this file unmodified.

Redistributions in compiled form (transformed to other DTDs, converted to PDF, epub, HTML and other formats) must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS DOCUMENTATION IS PROVIDED BY TIANOCORE PROJECT "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL TIANOCORE PROJECT BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS DOCUMENTATION, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Copyright (c) 2021, Intel Corporation. All rights reserved.