

UEFI & EDK II Training

UEFI AND PLATFORM INITIALIZATION (PI) BOOT FLOW & OVERVIEW

tianocore.org




LESSON OBJECTIVE

- Where is the System Firmware
- Review UEFI Platform Initialization Boot Flow Process
- What about Management Mode (Formerly Known as SMM)
- What is Intel® Firmware Support Package (Intel® FSP)
- The UEFI.org Forum & Tianocore.org




WHERE IS THE FIRMWARE

Where is the UEFI Firmware on a platform





Firmware is Everywhere




- GBe NIC, WiFi, Bluetooth, WiGig
- Baseband (3G, LTE) Modems
- Sensor Hubs
- NFC, GPS Controllers
- P HDD/SSD
- Keyboard and Embedded Controllers
- Battery Gauge
- Baseboard Management Controllers (BMC)
- Graphics/Video
- USB Thumb Drives, keyboards/mice
- Chargers, adapters
- TPM, security coprocessors
- Routers, network appliances

Main system firmware (BIOS, UEFI firmware, coreboot)



Firmware is Everywhere



Main system firmware (BIOS, UEFI firmware, coreboot)

5




UEFI BOOT EXECUTION FLOW

Starting at the processor reset vector



UEFI - PI & EDK II BOOT FLOW - SEC



System Reset Vector Stage 7 on IA



PRE-MEMORY INIT

Address space

0xFFFFFFF 0xFFFFFF0

Reset Jump Vector

0xFFFF8000

SEC & PEI Code FV

Reset 16 bit address 0xFFFF:0000

Temporary Memory

PCI Resources MMIO

0xFFFF6000

0xFFFF7000

NVRAM Variables

ME Firmware

FVMAIN-DXE-UEFIBDS

0xFFFF0000

SPI Flash Descriptor





STARTING AT THE RESET VECTOR- SEC

The Processor Executes SEC starting at the first fetch from the reset vector

- SEC Consumes the Reset vector at address space 4GB 0x10
- Serving as the root of trust
- May choose to authenticate the PEI Foundation
- Initialize the Application Processors (AP) waking stub
- Early microcode update
- Collect BIST (Built-in Self Test)
- Set up TEMP Memory (CAR, NEM)
- Switch to Protected Mode (32 bit flat mode)
- Other characteristics of SEC
 - Executed in place from flash
 - Written in assembly (16-bit & 32-bit) on Intel Architecture
 - BSP is only processor executing (single thread)




TERMS TO KNOW ABOUT THE FLASH DEVICE

- Firmware Volume (FV)
 - The basic storage with a firmware device
- Firmware File System (FFS)
 - Describes the organization of files within a FV




UEFI - PI & EDK II BOOT FLOW - PEI





UEFI - PI & EDK II BOOT FLOW - DXEIPL






DXE IPL CHARACTERISTICS

DXE IPL

- No hard coded addresses allowed
- Find Largest Physical Memory HOB
 - Ideally this should be near Top Of Memory (TOM)
 - Allocate DXE Stack from Top of Memory
- Build HOB that describes DXE Stack
- Search FVs from HOB List for DXE Core
- Load DXE Core into Memory (PE/COFF)
- Build HOB that describes DXE Core
- Switch Stacks and Handoff to DXE Core



UEFI - PI & EDK II BOOT FLOW - DXE






DXE CHARACTERISTICS & RESPONSIBILITIES

- Consumes HOB List from PEI
- Builds UEFI and DXE Service Tables
- EFI System Table
- UEFI Boot Services Table & UEFI Runtime Services

 Table
- Hands off control to the DXE Dispatcher
- and more . . .




UEFI - PI & EDK II BOOT FLOW - DXE






UEFI SYSTEM TABLE






UEFI - PI & EDK II BOOT FLOW - SMM






UEFI - PI & EDK II BOOT FLOW - SMM





tianocore UEFI - PI & EDK II BOOT FLOW - DXE UEFI





UEFI Terminology

Protocols

 Interfaces consisting of functions and data structures named by a GUID and stored in the Handle Database

Handle Database


• Everything in the platform system gets a handle, drivers, devices, Images, etc.

GUIDs

 The UEFI Platform only knows items in the Handle Database by its GUID




DXE Dispatcher Installs Drivers





UEFI - PI & EDK II BOOT FLOW - BDS




www.tianocore.org



UEFI DEVICE PATH AND GLOBAL VARIABLES


The UEFI Device Path describes a boot target

Binary description of the physical location of a specific target






UEFI - PI & EDK II BOOT FLOW - HII




www.tianocore.org



UEFI - PI & EDK II BOOT FLOW - TSL




tianger – PI & EDK II BOOT FLOW – BOOT LOADER






UEFI - PI & EDK II BOOT FLOW - EVENT



tianocoff - PI & EDK II BOOT FLOW - BOOT UEFI OS





WHAT IS MANAGEMENT MODE (MM)

The UEFI PI Introduces the MM or System Management Mode (SMM)



Platform Initialization (PI) Specification Introduces Management Mode (MM)**



UEFI PI-standard for creating a protected execution environment using hardware resources

- Dedicated, protected memory space, entry point and hardware resources, such as timers and interrupt controllers
- Implemented using SMM (Intel® Architecture) or TrustZone(Arm)
- Highest-privilege operating mode (Ring 0) with greatest access to system memory and hardware resources

Presented at UEFI Plugfest Fall 2017: Presentation link **Formerly known as SMM in PI specification



Why are Software MMI Vulnerabilities Dangerous?

Because . . .

Software MMIs can be asked to perform:

- Privileged operations: Flash System FW (IFWI), flash EC, write to MMIO, write to MMRAM, etc.
- Overwrite OS code/data
- Copy protected OS data to another unprotected location
- Copy protected firmware data to another unprotected location
- Overwrite System FW code/data







UEFI Platform Firmware Assumptions

- Memory protected by the OS cannot be snooped while in use by the OS application or OS driver
 - No protection from MM, VMs or hardware snooping
- Flash protected by hardware cannot be modified outside of MM after the end of DXE
 - Not worried about snooping since no secrets are stored in System FW
 - Not worried about flash-altering hardware attacks
- Software MMIs cause CPUs to enter SMM in SMRAM at a fixed location
- MMRAM cannot be altered from outside SMM





SMM - Platform Runtime Mechanism (PRM)




ACPI Spec added a Table for Platforms to have SMI handlers ACPI PRM Spec

Category 1 SMM handler will be migrated to use PRM.

Category 2 SMM Handlers are mainly related to UEFI authenticated variable services. Not in scope for PRM Specification

Category 3 Certain SMM Handlers can be handled by PRM as explained in PRM Spec.

Category 4 SMM Handlers are mainly related to Uncorrectable Hardware Errors and advanced RAS features. Not in scope for PRM Specification



Alternate Means for Invoking Platform Code Requiring SMI Execution Moved to ACPI Spec

es of SMI Handlers



Key Points for More Secure Software MMI Handlers

- Allocate The Buffer In PEI/DXE
- Never Trust That Pointers Point To The Buffer
- Prohibit Input/Output Buffer Overlap
- Don't Trust Structure Sizes
- Verify Variable-Length Data



35



The Intel® Firmware Support Package (Intel® FSP)



What is Intel® Firmware Support Package?

Includes:



A binary firmware device (FD) file - contains multiple FSP Modules



An integration guide



A rebasing tool



A Boot Setting File (BSF) or YAML file for Configuration of the Updatable Product Data (UPD)



What Does Intel® FSP Provide?

- Provides silicon initialization code:
 - Initializes processor core, chipset as explained in BIOS Writers' Guide
 - Is relocatable in ROM
 - Can be configured for platform customization
- Boot loader agnostic and can be easily integrated with many options:
 - Open source boot loaders: UEFI –EDK II, Coreboot, U-boot, etc.
 - RTOS
 - Others

Intel FSP is currently available for the many Intel hardware-producing divisions


See: About Intel FSP (Intel® FSP 2.3 July 2021)

White Paper Example: Open Braswell - Design and Porting Guide

Intel® FSP is NOT a stand-alone boot-loader



Intel® FSP to Open Source EDK II




EDK II provides the framework ("Green H")

Intel® Firmware Support Package (Intel® FSP) provides low level of silicon initialization



Intel® FSP to Open Source EDK II




EDK II provides the framework ("Green H")

Intel[®] Firmware Support Package (Intel[®] FSP) provides low level of silicon initialization




Intel® FSP "Produced" to "Consuming" Intel® Architecture Firmware



Intel FSP is independent of the bootloader solutions




UEFI - PI & EDK II BOOT FLOW - FSP





Boot Flow with UEFI & Intel® FSP



Original Source: Using the Intel® FSP with EDK II (2.0) Fig 4. – This now shows a 6th API added in FSP 2.2


43



Producer

Consumer

Intel® FSP v2.3 Boot Flow



Using Intel® FSP w/ EDK II: PD



Intel® FSP Producer


- Examples of binary instances on <u>http://www.intel.com/fsp</u> w/integration guides
 - This includes hardware initialization code that is EDK II based PEI Modules (PEIM's)
- Modules are encapsulated as a UEFI PI firmware volume w/ extra header
- Configure w/Vital Product Data (VPD)-style Platform Configuration Data (PCD) externalized from the modules
- Resultant output state reported via UEFI Platform Initialization (PI) Hand Off Block (HOB)

Intel® Firmware Support Package (Intel® FSP) External Architecture Specification (EAS) v2.3 Link v2.0

Resource:

https://software.intel.com/content/www/us/en/develop/articles/intel-firmware-support-package.html

LUI



intel FSP

PPIs
PEIMs
EDK II Libs

- Integration Guides
- UEFI / PI header
- VPD (PCD)
- HOBs





What's New in the UEFI Specifications?



LATEST UEFI SPECIFICATIONS



Unified Extensible Firmware Interface Forum

UEFI Specification

Current v2.9 March 2021 UEFI Shell Specification

Current v2.2 January 2016 UEFI PI Specification

Current v1.7A April 2020 Self Certification Test

Current v2.7B April 2015 PI Distro Package Specification

B Current v1.1 January 2016 ACPI

Specification

Http://uefi.org

Current v6.4 January 2021



Added definitions for Compute Express Link (CXL)* Spec version 2.0

New ACPI entry: CXL Early Discovery Table (CEDT)

ACPI – PRM Spec

https://uefi.org/specsandtesttools



https://www.computeexpresslink.org/



Each Table must be the same version FW Test Suite For ACPI Testing wiki.ubuntu.com/Firmware TestSuite/



EDK II - Open Source

Community Development

- Stable Tag Releases- cycle of releasing stable versions of EDK II Firmware
- Adding UEFI Spec updates and new key features and bug fixes
- Three phases of development
 - Development phase
 - Soft Feature Freeze
 - Hard Feature Freeze

More Information on Stable Tag Releases:

TianoCore Wiki



Tag: edk2-stable202202 Features:

edk2 releases Stable tag



Report a bug on Bugzilla

Create a user account https://bugzilla.tianocore.org/

Search if bug "already" reported

File New Report – Pick a product – fill out form for the bug



49



Summary



The System Firmware is a binary image that starts execution as the reset vector & is typically a SPI device



UEFI & PI Boot Flow Process, SEC, PEI, DXE, BDS, TSL, OS



System Management Mode is in Ring 0 in the System FW



Intel® FSP will initialize the processor, chipset and memory



The UEFI.org & Tianocore.org for Specs and Open source





Return to Main Training Page



Return to Training Table of contents for next presentation link





BACKUP

www.tianocore.org



Consumers: EDK II firmware and coreboot

coreboot	UEFI / PI
bootblock	Security Phase (SEC)
romstage	Pre-EFI Initialization (PEI) Create HOBs
ramstage	Early Driver Execution Environment (DXE)
СВМЕМ	UEFI Memory Map
payload	DXE BDS and UEFI Drivers
	bootblock romstage ramstage CBMEM

coreboot



Source for Intel® FSP Producer Code

- CPU and chipset-specific code for PEIM's inside of the Intel FSP can be open or closed, code at Intel FSP-repo
- PEI core and infrastructure code at tianocore.org/edk2
 - /MdePkg
 - /MdeModulePkg
- Code to interface Intel FSP to EDK II can be found at :
 - /IntelFsp2Pkg and Wrapper at: /IntelFsp2WrapperPkg

Intel FSP can encapsulate IP protected initialization code PRODUCED by Intel business units



Intel® FSP Integration

Placement:

Once the Intel FSP binary is ready for integration, the bootloader build process needs to configured to place the Intel FSP binary at the proper base address.

Rebase:

The Intel FSP is not Position Independent Code (PIC) and the whole Intel FAP has to be rebased with the Binary Configuration Tool (BCT) if it is placed at a location that is different form the default base address of the Intel FSP.

Interface:

The bootloader needs to add code to setup the Operating environment for the Intel FSP, call Intel FSP with the correct parameters and parse the Intel FSP output to retrieve the necessary information returned by the Intel FSP.

Customization:

The static Intel FSP configuration parameters/features are part of the Intel FSP binary and can be customized with BCT

https://www.intel.com/content/www/us/en/intelligent-systems/intel-firmware-support-package/fsp-firmware-solutions-iot-video.html - at -41:00 secs into video




UEFI Specification & EDK II Reference Implementation Timeline

58

<u>UEFI Specification</u> -top & <u>EDK II Open Source</u> -bottom

Implementation



are based on current expectations vand subject to change without notice.



ACKNOWLEDGEMENTS

Redistribution and use in source (original document form) and 'compiled' forms (converted to PDF, epub, HTML and other formats) with or without modification, are permitted provided that the following conditions are met:

Redistributions of source code (original document form) must retain the above copyright notice, this list of conditions and the following disclaimer as the first lines of this file unmodified.

Redistributions in compiled form (transformed to other DTDs, converted to PDF, epub, HTML and other formats) must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS DOCUMENTATION IS PROVIDED BY TIANOCORE PROJECT "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL TIANOCORE PROJECT BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS DOCUMENTATION, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Copyright (c) 2021-2022, Intel Corporation. All rights reserved.